

Game Boy™ CPU Manual

Sources by: Pan of Anthrox, GABY, Marat Fayzullin, Pascal Felber, Paul Robson, Martin Korth, kOOPa, Bowser

Contents:

Assembly Language Commands, Timings and Opcodes, and everything you always wanted to know about GB but were afraid to ask.

THIS DOCUMENT IS PRINTED ON DIN A5 SIZE PAPER (148mm x 210mm)!

Note: Game Boy[™], Game Boy Pocket[™], Super Game Boy[™] and Game Boy Color[™] are registered trademarks of Nintendo CO., LTD. © 1989 to 1999 by Nintendo CO., LTD.

Version: 1.01 by DP

Table of Contents

1.	Foreword	ł
2.	Hardware specifications	5
	2.1. Forward:	
	2.2. Terms	5
	2.3. Game Boy Specs	3
	2. 4. Processor	3
	2.5. Memory Map	3
	2.5.1. General memory map	3
	2.5.2. Echo of 8kB Internal RAM	9
	2.5.3. User I/0	
	2.5.4. Reserved Memory Locations)
	2.6. Cartridge Types	
	2.7. Special modi	
	2. 7. 1. Power Up Sequence	7
	2.7.2. Stop Mode	9
	2.7.3. Low-Power Mode	9
	2. 8. Vi deo	3
	2.8.1. Tiles	2
	2.8.2. Sprites	5
	2.8.3. Sprite RAM Bug27	7
	2.9. Sound	
	2.10. Timer)
	2.11. Serial I/0	1
	2.12. Interrupts	3
	2.12.1. Interrupt Procedure	2
	2.12.2. Interrupt Descriptions	
	2.13. Special Registers	
	2. 13. 1. I/O Registers	

3.	Gane Boy	command overview61
	3.1. Fore	eword
	3. 2. CPU	Registers
	3.2.1.	Generally
	3. 2. 2.	Flag Register62
	3. 2. 3.	Program Counter
	3.2.4.	Stack Pointer
	3.3. Com	nands
	3.3.1.	8-Bit Loads
	3. 3. 2.	16-Bit Loads
	3. 3. 3.	8-Bit ALU
	3.3.4.	16-Bit Arithmetic90
	3. 3. 5.	Mi scellaneous
	3. 3. 6.	Rotates & Shifts
	3. 3. 7.	Bit Opcodes
	3. 3. 8.	Jumps
	3. 3. 9.	Calls
	3. 3. 10	. Restarts
	3. 3. 11	. Returns
4.	Super Ga	ne Boy connands
	4. 1. Fore	eword
		ettes
		Border
		n Action Window
		nands
5.	Annendi x	A
		lator Notes
		cal timing diagram
	51	

1. Foreword

1. Foreword

This Document was designed to help you programming the Game Boy^{TM} Classic, Game Boy^{TM} Pocket, Super Game Boy^{TM} and Game Boy^{TM} Color (basics - you will need additional documents for GBC specific programming). It was ment to be a complete handbook to start right off coding for the hardware. The documents consists of three major parts.

The first is the 'GBSpec.txt' (also known as the Pan Document) by Pan of Anthrox, Marat Fayzullin, Pascal Felber, Paul Robson, Martin Korth, kOOPa. This will be found in paragraph 1.

The second is a mixture of several documents from 'Game Boy Assembly Language Primer (GALP) V1.0' by GABY (GAmeBoY). It contains opcodes, time duration and the affected flags per ASM command and the. This can be found in paragraph 2.

The third is a summary of specifications and commands for Nintendo Super Game Boy speciffic programming by *k00Pa* and *Bowser*. See paragraph 3.

Information on how to get your emulator proved programs run on a real Game Boy can be found in the Appendix (thanks to k00Pa). Also, a timing diagram of a typical read and write operation on the classic GB bus can be found here (thanks to Philippe Pouliquen).

On the last page a quick reference of ASM commands is included.

Have fun!

DP

2. Hardware specifications

2.1. Forward:

The following was typed up for informational purposes regarding the inner workings on the hand-held game machine known as Game Boy, manufactured and designed by Nintendo Co., LTD. This info is presented to inform a user on how their Game Boy works and what makes it "tick". GameBoy is copyrighted by Nintendo Co., LTD. Any reference to copyrighted material is not presented for monetary gain, but for educational purposes and higher learning.

<u>2.2. Terms</u>

GB = Original GameBoy (GameBoy Classic)
GBP = GameBoy Pocket/GameBoy Light
GBC = GameBoy Color
SGB = Super GameBoy

2.3. Game Boy Specs

- CPU: 8-bit (Similar to the Z80 processor.)
- Main RAM: 8K Byte
- Video RAM: 8K Byte
- Screen Size 2.6"
- Resolution: 160x144 (20x18 tiles)
- Max # of sprites: 40
- Max # sprites/line: 10
- Max sprite size: 8x16
- Min sprite size: 8x8
- Clock Speed: 4. 194304 MHz
 (4. 295454 SGB, 4. 194/8. 388MHz GBC)
- Horiz Sync: 9198 KHz (9420 KHz for SGB)
- Vert Sync: 59.73 Hz (61.17 Hz for SGB)
- Sound: 4 channels with stereo sound
- Power: DC6V 0.7W (DC3V 0.7W for GB Pocket)

Nintendo documents describe the CPU & instructions speed in machine cycles while this document describes them in clock cycles. Here is the translation:

1 machine cycle = 4 clock cycles

	GB CPU Speed	NOP Instruction
Machine Cycles	1.05MHz	1 cycle
Clock Cycles	4.19MHz	4 cycles

2.4. Processor

The GameBoy uses a computer chip similar to an Intel 8080. It contains all of the instructions of an 8080 except there are no exchange instructions. In many ways the processor is more similar to the Zilog Z80 processor. Compared to the Z80, some instructions have been added and some have been taken away. The following are added instructions:

ADD SP, nn	;nn = signed byte
LDI (HL), A	; Write A to (HL) and increment HL
LDD (HL), A	;Write A to (HL) and decrement HL
LDI A, (HL)	;Write (HL) to A and increment HL
LDD A, (HL)	;Write (HL) to A and decrement HL
LD A, (\$FF00+nn)	
LD A, (\$FF00+C)	
LD (\$FF00+nn), A	
LD (\$FF00+C), A	
LD (nnnn), SP	
LD HL, SP+nn	; nn = signed byte
STOP	;Stop processor & screen until button press
SWAP r	;Swap high & low nibbles of r

The following instructions have been removed:

Any command that uses the IX or IY registers. All IN/OUT instructions. All exchange instructions. All commands prefixed by ED (except remapped RETI). All conditional jumps/calls/rets on parity/overflow and sign flag.

The following instructions have different opcodes:

LD A, [nnnn] LD [nnnn], A RETI

2.5. Memory Map

2.5.1. General memory map

Interrupt Enable Register	FFFF
Internal RAM	
Empty but unusable for I/O	FF80
I/O ports	FF4C
Empty but unusable for I/O	FF00
Sprite Attrib Memory (OAM)	FEAO
Echo of 8kB Internal RAM	FE00
8kB Internal RAM	E000
8kB switchable RAM bank	C000
8kB Vi deo RAM	A000
16kB switchable ROM bank	8000
16kB ROM bank #0	4000 = 32kB Cartrigbe
	0000

* NOTE: b = bit, B = byte

2.5.2. Echo of 8kB Internal RAM

The addresses E000-FE00 appear to access the internal RAM the same as C000-DE00. (i.e. If you write a byte to address E000 it will appear at C000 and E000. Similarly, writing a byte to C000 will appear at C000 and E000.)

2.5.3. User I/O

There are no empty spaces in the memory map for implementing input ports except the switchable RAM bank area (not an option on the Super Smart Card since it's RAM bank is always enabled). An output only port may be implemented anywhere between A000-FDFF. If implemented in a RAM area care should be taken to use an area of RAM not used for anything else. (FE00 and above can't be used because the CPU doesn't generate an external /WR for these locations.)

If you have a cart with an MBC1, a ROM 4Mbit or smaller, and a RAM 8Kbyte or smaller (or no RAM) then you can use pins 6 & 7 of the MBC1 for 2 digital output pins for whatever purpose you wish. To use them you must first put the MBC1 into 4MbitROM/32KbyteRAM mode by writing 01 to 6000. The two least significant bits you write to 4000 will then be output to these pins.

2.5.4. Reserved Memory Locations

0000	Restart \$00 Address
	(RST \$00 calls this address.)
0008	Restart \$08 Address
	(RST \$08 calls this address.)
0010	Restart \$10 Address
	(RST \$10 calls this address.)
0018	Restart \$18 Address
	(RST \$18 calls this address.)
0020	Restart \$20 Address
	(RST \$20 calls this address.)
0028	Restart \$28 Address
	(RST \$28 calls this address.)
0030	Restart \$30 Address
	(RST \$30 calls this address.)
0038	Restart \$38 Address
	(RST \$38 calls this address.)
0040	Vertical Blank Interrupt Start Address
00.40	
0048	LCDC Status Interrupt Start Address
0050	Timer Overflow Interrupt Start Address
0058	Serial Transfer Completion Interrupt
	Start Address
0060	High-to-Low of P10-P13 Interrupt
	Start Address

An internal information area is located at 0100-014F in each cartridge. It contains the following values:

0100-0103 This is the begin code execution point in a cart. Usually there is a NOP and a JP instruction here but not always.

0104-0133	Scrolling Ninter	ndo graphic:	
		00 0B 03 73 00 83 00 0C 00 0D	
00	08 11 1F 88 89 0	DO OE DC CC 6E E6 DD DD D9 99	
BB	BB 67 63 6E 0E	EC CC DD DC 99 9F BB B9 33 3E	
	(PROGRAM WON' T	RUN IF CHANGED!!!)	
0134-0142	Title of the ga	me in UPPER CASE ASCII. If it	
	is less than 16	characters then the	
	remaining bytes	are filled with 00's.	
0143	80 = Color GB,	\$00 or other = not Color GB	
0144	Ascii hex digit.	high nibble of licensee	
-	code (new).	0	
0145		low nibble of licensee	
		ese are normally \$00 if	
	[\$014B] <> \$33.)		
0146	GB/SGB Indicator	r (00 = GameBoy, 03 = Super	
	GameBoy function	ns)	
	(Super GameBoy 1	functions won't work	
	if <> \$03.)		
0147	Cartridge type:		
O-ROM	ONLY	12-ROM+MBC3+RAM	
1 - ROM +]		13-ROM+MBC3+RAM+BATT	
2-ROM+MBC1+RAM		19- ROM+MBC5	
	MBC1+RAM+BATT	1A-ROM+MBC5+RAM	
5- ROM+]		1B-ROM+MBC5+RAM+BATT	
	MBC2+BATTERY	1C-ROM+MBC5+RUMBLE	
8- ROM+]		1D-ROM+MBC5+RUMBLE+SRAM	
	RAM+BATTERY	1E-ROM+MBC5+RUMBLE+SRAM+BATT	
B-ROM+		1F-Pocket Camera	
	MM01+SRAM	FD-Bandai TAMA5	
D- KOWH	MM01+SRAM+BATT	FE - Hudson HuC-3	

F-ROM+MBC3+TIMER+BATT FF - Hudson HuC-1 10-ROM+MBC3+TIMER+RAM+BATT 11-ROM+MBC3 0148 ROM size: 0 - 256Kbit = 32KByte = 2 banks 1 - 512Kbit = 64KByte = 4 banks 1Mbit = 128KByte = 8 banks 2 -2Mbit = 256KByte = 16 banks3 -4 - 4Mbit = 5 5 - 8Mbit = 4Mbit = 512KByte = 32 banks1MByte = 64 banks 6 - 16Mbit =2MByte = 128 banks \$52 - 9Mbit = 1.1MByte = 72 banks \$53 - 10Mbit = 1.2MByte = 80 banks \$54 - 12Mbit = 1.5MByte = 96 banks 0149 RAM size: 0 - None 16kBit = 2kB = 1 bank 1 -2 -64kBit = 8kB = 1 bank 3 - 256kBit = 32kB = 4 banks 4 -1MBit = 128kB = 16 banks014A Destination code: 0 - Japanese 1 - Non-Japanese 014**B** Licensee code (old): 33 - Check 0144/0145 for Licensee code. 79 - Accol ade A4 - Konami (Super GameBoy function won't work if <> \$33.) Mask ROM Version number (Usually \$00) 014C

- 014D Complement check (PROGRAM WON'T RUN ON GB IF NOT CORRECT!!!) (It will run on Super GB, however, if incorrect.)
- 014E-014F Checksum (higher byte first) produced by adding all bytes of a cartridge except for two checksum bytes and taking two lower bytes of the result. (GameBoy ignores this value.)

2.6. Cartridge Types

The following define the byte at cart location 0147:

- ROM ONLY This is a 32kB (256kb) ROM and occupies 0000-7FFF.
- MBC1 (Memory Bank Controller 1) MBC1 has two different maximum memory modes: 16Mbit ROM/8KByte RAM or 4Mbit ROM/32KByte RAM

The MBC1 defaults to 16Mbit ROM/8KByte RAM mode on power up. Writing a value (XXXXXXS - X = Don't care, S = Memory model select) into 6000-7FFF area will select the memory model to use. S = 0 selects 16/8 mode. S = 1 selects 4/32 mode.

Writing a value (XXXBBBBB - X = Don't cares, B = bank select bits) into 2000-3FFF area will select an appropriate ROM bank at 4000-7FFF. Values of 0 and 1 do the same thing and point to ROM bank 1. Rom bank 0 is not accessible from 4000-7FFF and can only be read from 0000-3FFF.

If memory model is set to 4/32:

Writing a value (XXXXXBB - X = Don't care, B = bank select bits) into 4000-5FFF area will select an appropriate RAM bank at A000-C000. Before you can read or write to a RAM bank you have to enable it by writing a XXXX1010 into 0000-1FFF area*. To disable RAM bank operations write any value but XXXX1010 into 0000-1FFF area. Disabling a RAM bank probably protects that bank from false writes during power down of the GameBoy. (NOTE: Nintendo suggests values \$0A to enable and \$00 to disable RAM bank!!)

If memory model is set to 16/8 mode: Writing a value (XXXXXBB - X = Don't care, B = bank select bits) into 4000-5FFF area will set the two most significant ROM address lines.

* NOTE: The Super Smart Card doesn't require this operation because it's RAM bank is ALWAYS enabled. Include this operation anyway to allow your code to work with both.

MBC2 (Memory Bank Controller 2):

This memory controller works much like the MBC1 controller with the following exceptions: MBC2 will work with ROM sizes up to 2Mbit.

Writing a value (XXXXBBBB - X = Don't cares, B = bank select bits) into 2000-3FFF area will select an appropriate ROM bank at 4000-7FFF.

RAM switching is not provided. Unlike the MBC1 which uses external RAM, MBC2 has 512 x 4 bits of

RAM which is in the controller itself. It still requires an external battery to save data during power-off though.

The least significant bit of the upper address byte must be zero to enable/disable cart RAM. For example the following addresses can be used to enable/disable cart RAM:

0000-00FF, 0200-02FF, 0400-04FF, ..., 1E00-1EFF. enable/disable is 0000-00FF. The suggested address range to use for MBC2 ram

The least significant bit of the upper address byte must be one to select a ROM bank. For example the following addresses can be used to select a ROM bank: 2100-21FF, 2300-23FF, 2500-25FF, ..., 3F00-3FFF. The suggested address range to use for MBC2 rom bank selection is 2100-21FF.

• MBC3 (Memory Bank Controller 3):

This controller is similar to MBC1 except it accesses all 16mbits of ROM without requiring any writes to the 4000-5FFF area. Writing a value (XBBBBBBBB - X = Don't care, B = bank select bits) into 2000-3FFF area will select an appropriate ROM bank at 4000-7FFF. Also, this MBC has a built-in battery-backed Real Time Clock (RTC) not found in any other MBC. Some MBC3 carts do not support it (WarioLand II non color version) but some do (Harvest Moon/Japanese version.)

MBC5 (Memory Bank Controller 5):

This controller is the first MBC that is guaranteed to run in GameBoy Color double-speed mode but it appears the other MBC's run fine in GBC double speed mode as well. It is similar to the MBC3 (but no RTC) but can access up to 64mbits of ROM and up to 1mbit of RAM The lower 8 bits of the 9-bit rom bank select is written to the 2000-2FFF area while the upper bit is written to the least significant bit of the 3000-3FFF area.

Writing a value (XXXXBBBB - X = Don't care, B = bank select bits) into 4000-5FFF area will select an appropriate RAM bank at A000-BFFF if the cart contains RAM Ram sizes are 64kbit, 256kbit, & 1mbit.

Also, this is the first MBC that allows rom bank 0 to appear in the 4000-7FFF range by writing \$000 to the rom bank select.

Runble Carts:

Rumble carts use an MBC5 memory bank controller. Rumble carts can only have up to 256kbits of RAM. The highest RAM address line that allows 1mbit of RAM on MBC5 non-rumble carts is used as the motor on/off for the rumble cart.

Writing a value (XXXXMBBB - X = Don't care, M = motor, B = bank select bits) into 4000-5FFF area will select an appropriate RAM bank at A000-BFFF if the cart contains RAM RAM sizes are 64kbit or 256kbits. To turn the rumble motor on set M = 1, M = 0 turns it off.

• HuC1 (Memory Bank / Infrared Controller):

This controller made by Hudson Soft appears to be very similar to an MBC1 with the main difference being that it supports infrared LED input / output. The Japanese cart "Fighting Phoenix" (internal cart name: SUPER B DAMAN) is known to contain this chip.

2.7. Special modi

2.7.1. Power Up Sequence

When the GameBoy is powered up, a 256 byte program starting at memory location 0 is executed. This program is located in a ROM inside the GameBoy. The first thing the program does is read the cartridge locations from \$104 to \$133 and place this graphic of a Nintendo logo on the screen at the top. This image is then scrolled until it is in the middle of the screen. Two musical notes are then played on the internal speaker. Again, the cartridge locations \$104 to \$133 are read but this time they are compared with a table in the internal rom.

If any byte fails to compare, then the GameBoy stops comparing bytes and simply halts all operations.

GB & GB Pocket:

Next, the GameBoy starts adding all of the bytes in the cartridge from \$134 to \$14d. A value of 25 decimal is added to this total. If the least significant byte of the result is a not a zero, then the GameBoy will stop doing anything.

Super GB:

Even though the GB & GBP check the memory locations from \$134 to \$14d, the SGB doesn't.

If the above checks pass then the internal ROM is disabled and cartridge program execution begins at location \$100 with the following register values:

AF=\$01-GB/SGB, \$FF-GBP, \$11-GBC F =\$B0

BC=\$0013	
DE=\$00D8	
HL=\$014D	
Stack Pointer=\$FF	FE
[\$FF05] = \$00 ;	TIMA
[\$FF06] = \$00;	TMA
[\$FF07] = \$00;	TAC
[\$FF10] = \$80 ;	NR10
[\$FF11] = \$BF;	NR11
[\$FF12] = \$F3;	NR12
[\$FF14] = \$BF;	NR14
[\$FF16] = \$3F;	NR21
[\$FF17] = \$00 ;	NR22
[\$FF19] = \$BF;	NR24
[\$FF1A] = \$7F;	NR30
[\$FF1B] = \$FF ;	NR31
[\$FF1C] = \$9F;	NR32
[\$FF1E] = \$BF ;	NR33
[\$FF20] = \$FF;	NR41
[\$FF21] = \$00 ;	NR42
[\$FF22] = \$00 ;	NR43
[\$FF23] = \$BF;	NR30
[\$FF24] = \$77;	NR50
[\$FF25] = \$F3;	NR51
[\$FF26] = \$F1-GB,	\$FO-SGB ; NR52
[\$FF40] = \$91 ;	LCDC
[\$FF42] = \$00 ;	SCY
[\$FF43] = \$00 ;	SCX
[\$FF45] = \$00 ;	LYC
[\$FF47] = \$FC ;	BGP
[\$FF48] = \$FF;	OBPO
[\$FF49] = \$FF;	OBP1
[\$FF4A] = \$00 ;	WY
[\$FF4B] = \$00;	WX
[\$FFFF] = \$00 ;	IE

It is not a good idea to assume the above values will always exist. A later version GameBoy could contain different values than these at reset. Always set these registers on reset rather than assume they are as above.

Please note that GameBoy internal RAM on power up contains random data. All of the GameBoy emulators tend to set all RAM to value \$00 on entry.

Cart RAM the first time it is accessed on a real GameBoy contains random data. It will only contain known data if the GameBoy code initializes it to some value.

2.7.2. Stop Mode

The STOP command halts the GameBoy processor and screen until any button is pressed. The GB and GBP screen goes white with a single dark horizontal line. The GBC screen goes black.

2.7.3. Low-Power Mode

It is recommended that the HALT instruction be used whenever possible to reduce power consumption & extend the life of the batteries. This command stops the system clock reducing the power consumption of both the CPU and ROM

The CPU will remain suspended until an interrupt occurs at which point the interrupt is serviced and then the instruction immediately following the HALT is executed. If interrupts are disabled (DI) then halt doesn't suspend operation but it does cause the program counter to stop counting for one instruction on the GB, GBP, and SGB as mentioned below.

Depending on how much CPU time is required by a game, the HALT instruction can extend battery life anywhere from 5 to 50% or possibly more.

WARNING: The instruction immediately following the HALT instruction is "skipped" when interrupts are disabled (DI) on the GB, GBP, and SGB. As a result, always put a NOP after the HALT instruction. This instruction skipping doesn't occur when interrupts are enabled (EI).

This "skipping" does not seem to occur on the GameBoy Color even in regular GB mode. (\$143=\$00)

EXAMPLES from Martin Korth who documented this problem: (assuming interrupts disabled for all examples)

1) This code causes the 'a' register to be incremented TWICE. 76 halt

3C	i nc	а
3C	i nc	а

2) The next example is a bit more difficult. The following code 76 halt

	FA	34	12	1 d	a, (1234)
--	----	----	----	-----	-----------

- is effectively executed as
 - 76 halt

FA FA 34 12 3) Finally an i 76	ld (de), a interesting sid halt	a			
76	hal t				
This combination hangs the cpu. The first HALT causes the second HALT to be repeated, which therefore causes the following command (=itself) to be repeated - again and again. Placing a NOP between the two halts would cause the NOP to be repeated once, the second HALT wouldn't lock the cpu.					
		Game Boy programs:			
; **** Main Ga Main:	ame Loop ****				
halt		; stop system clock ; return from halt when ; interrupted			
nop		; (See WARNING above.)			
ld or jr	a, (Vbl nkFl ag) a z, Mai n	; V-Blank interrupt ? ; No, some other ; interrupt			
xor l d	a (Vbl nkFl ag) , a	; Clear V-Blank flag			
cal l cal l	Controls Game	; button inputs ; game operation			

; ***:	* V-Blan	K Interrupt Routine ****	
Vbl nk:		-	
	push	af	
	push	bc	
	push	de	
	push	hl	
	cal l	SpriteDma ; Do sprite updates	5
	ld	a, 1 (Vhl mhEl ag)	
	l d	(Vbl nkFl ag), a	
	рор	hl	
	рор	de	
	рор	bc	
	рор	af	
	reti		

2.8. Video

2.8.1. Tiles

The main GameBoy screen buffer (background) consists of 256x256 pixels or 32x32 tiles (8x8 pixels each). Only 160x144 pixels can be displayed on the screen. Registers SCROLLX and SCROLLY hold the coordinates of background to be displayed in the left upper corner of the screen. Background wraps around the screen (i.e. when part of it goes off the screen, it appears on the opposite side.)

An area of VRAM known as Background Tile Map contains the numbers of tiles to be displayed. It is organized as 32 rows of 32 bytes each. Each byte contains a number of a tile to be displayed. Tile patterns are taken from the Tile Data Table located either at \$8000-8FFF or \$8800-97FF. In the first case, patterns are numbered with unsigned numbers from 0 to 255 (i.e. pattern #0 lies at address \$8000). In the second case, patterns have signed numbers from -128 to 127 (i.e. pattern #0 lies at address \$9000). The Tile Data Table address for the background can be selected via LCDC register.

Besides background, there is also a "window" overlaying the background. The window is not scrollable i.e. it is always displayed starting from its left upper corner. The location of a window on the screen can be adjusted via WDPOSX and WDPOSY registers. Screen coordinates of the top left corner of a window are WDPOSX-7, WDPOSY. The tile numbers for the window are stored in the Tile Data Table. None of the windows tiles are ever transparent. Both the Background and the window share the same Tile Data Table.

Both background and window can be disabled or enabled separately via bits in the LCDC register.

If the window is used and a scan line interrupt disables it (either by writing to LCDC or by setting WX > 166) and a scan line interrupt a little later on enables it then the window will resume appearing on the screen at the exact position of the window where it left off earlier. This way, even if there are only 16 lines of useful graphics in the window, you could display the first 8 lines at the top of the screen and the next 8 lines at the bottom if you wanted to do so. WX may be changed during a scan line interrupt (to either cause a graphic distortion effect or to disable the window (WX>166)) but changes to WY are not dynamic and won't be noticed until the next screen redraw.

The tile images are stored in the Tile Pattern Tables. Each 8x8 image occupies 16 bytes, where each 2 bytes represent a line:

Tile:

Image:

00000		00000		01111100 070
. 333 <mark>3</mark> 3		. 33333	- >	011111100 -> \$7C
22 22.				01111100 -> \$7C
11 11.		22 22.	- >	00000000 -> \$00
2222222. <	digits			11000110 -> \$C6
33 33.	represent	11 11.	- >	11000110 -> \$C6
22 <mark>2</mark> 2.	color			00000000 -> \$00
11 11.	numbers	2222222.	- >	00000000 -> \$00
				11111110 -> \$FE
		33 33.	- >	11000110 -> \$C6
				11000110 -> \$C6
		22 22.	- >	00000000 -> \$00
				11000110 -> \$C6
		11 11.	- >	11000110 -> \$C6
				0000000 -> \$00
			- >	00000000 -> \$00
				0000000 -> \$00

As it was said before, there are two Tile Pattern Tables at \$8000-8FFF and at \$8800-97FF. The first one can be used for sprites, the background, and the window display. Its tiles are numbered from 0 to 255. The second table can be used for the background and the window display and its tiles are numbered from -128 to 127.

2.8.2. Sprites

GameBoy video controller can display up to 40 sprites either in 8x8 or in 8x16 pixels. Because of a limitation of hardware, only ten sprites can be displayed per scan line. Sprite patterns have the same format as tiles, but they are taken from the Sprite Pattern Table located at \$8000-8FFF and have unsigned numbering. Sprite attributes reside in the Sprite Attribute Table (OAM - Object Attribute Memory) at \$FE00-FE9F. OAM is divided into 40 4-byte blocks each of which corresponds to a sprite.

In 8x16 sprite mode, the least significant bit of the sprite pattern number is ignored and treated as 0.

When sprites with different x coordinate values overlap, the one with the smaller x coordinate (closer to the left) will have priority and appear above any others.

When sprites with the same x coordinate values overlap, they have priority according to table ordering. (i.e. \$FE00 - highest, \$FE04 - next highest, etc.)

Please note that Sprite X=0, Y=0 hides a sprite. To display a sprite use the following formulas:

SpriteScreenPositionX (Upper left corner of sprite)
= SpriteX - 8
SpriteScreenPositionY (Upper left corner of sprite)
= SpriteY - 16

To display a sprite in the upper left corner of the screen set sprite X=8, Y=16.

Only 10 sprites can be displayed on any one line. When this limit is exceeded, the lower priority sprites (priorities listed above) won't be displayed. To keep unused sprites from affecting onscreen sprites set their Y coordinate to Y=0 or Y=>144+16. Just setting the X coordinate to X=0 or X=>160+8 on a sprite will hide it but it will still affect other sprites sharing the same lines.

Blocks have the following format:

- Byte0 Y position on the screen
- Byte1 X position on the screen
- Byte2 Pattern number 0-255 (Unlike some tile numbers, sprite pattern numbers are unsigned. LSB is ignored (treated as 0) in 8x16 mode.)
- Byte3 Flags:

Bit7 Priority

If this bit is set to 0, sprite is displayed on top of background & window. If this bit is set to 1, then sprite will be hidden behind colors 1, 2, and 3 of the background & window. (Sprite only prevails over color 0 of BG & win.)

- Bit6 Y flip Sprite pattern is flipped vertically if this bit is set to 1.
- Bit5 X flip Sprite pattern is flipped horizontally if this bit is set to 1.

Bit4 Palette number Sprite colors are taken from OBJ1PAL if this bit is set to 1 and from OBJ0PAL otherwise.

2.8.3. Sprite RAM Bug

There is a flaw in the GameBoy hardware that causes trash to be written to OAM RAM if the following commands are used while their 16-bit content is in the range of \$FE00 to \$FEFF:

inc xx (xx = bc, de, or hl)
dec xx
ldi a, (hl)
ldd a, (hl)
ldi (hl), a
ldd (hl), a

Only sprites 1 & 2 (\$FE00 & \$FE04) are not affected by these instructions.

2.9. Sound

There are two sound channels connected to the output terminals SO1 and SO2. There is also a input terminal Vin connected to the cartridge. It can be routed to either of both output terminals. GameBoy circuitry allows producing sound in four different ways:

Quadrangular wave patterns with sweep and envelope functions. Quadrangular wave patterns with envelope functions. Voluntary wave patterns from wave RAM White noise with an envelope function.

These four sounds can be controlled independantly and then mixed separately for each of the output terminals.

Sound registers may be set at all times while producing sound.

When setting the initial value of the envelope and restarting the length counter, set the initial flag to 1 and initialize the data.

Under the following situations the Sound ON flag is reset and the sound output stops:

- 1. When the sound output is stopped by the length counter.
- 2. When overflow occurs at the addition mode while sweep is operating at sound 1.

When the Sound OFF flag for sound 3 (bit 7 of NR30) is set at 0, the cancellation of the OFF mode must be done by setting the sound OFF flag to 1. By initializing sound 3, it starts it's function.

When the All Sound OFF flag (bit 7 of NR52) is set to 0, the mode registers for sounds 1, 2, 3, and 4 are reset and the sound output stops. (NOTE: The setting of each sounds mode register must be done after the All Sound OFF mode is cancelled. During the All Sound OFF mode, each sound mode register cannot be set.)

NOTE: DURING THE ALL SOUND OFF MODE, GB POWER CONSUMPTION DROPS BY 16% OR MORE! WHILE YOUR PROGRAMS AREN'T USING SOUND THEN SET THE ALL SOUND OFF FLAG TO O. IT DEFAULTS TO 1 ON RESET.

These tend to be the two most important equations in converting between Hertz and GB frequency registers: (Sounds will have a 2.4% higher frequency on Super GB.)

gb = 2048 - (131072 / Hz) Hz = 131072 / (2048 - gb)

2.10. Timer

2.10. Timer

Sometimes it's useful to have a timer that interrupts at regular intervals for routines that require periodic or percise updates. The timer in the GameBoy has a selectable frequency of 4096, 16384, 65536, or 262144 Hertz. This frequency increments the Timer Counter (TIMA). When it overflows, it generates an interrupt. It is then loaded with the contents of Timer Modulo (TMA). The following are examples:

;This interval timer interrupts 4096 times per second

ld a, -1
ld (\$FF06), a ;Set TMA to divide clock by 1
ld a, 4
ld (\$FF07), a ;Set clock to 4096 Hertz

;This interval timer interrupts 65536 times per second

l d	a, - 4	
l d	(\$FF06), a	;Set TMA to divide clock by 4
l d	a, 5	-
l d	(\$FF07), a	;Set clock to 262144 Hertz

2.11. Serial I/O

The serial I/0 port on the Gameboy is a very simple setup and is crude compared to standard RS-232 (IBM-PC) or RS-485 (Macintosh) serial ports. There are no start or stop bits so the programmer must be more creative when using this port.

During a transfer, a byte is shifted in at the same time that a byte is shifted out. The rate of the shift is deter- mined by whether the clock source is internal or external. If internal, the bits are shifted out at a rate of 8192Hz (122 microseconds) per bit. The most significant bit is shifted in and out first.

When the internal clock is selected, it drives the clock pin on the game link port and it stays high when not used. During a transfer it will go low eight times to clock in/out each bit.

A programmer initates a serial transfer by setting bit 7 of \$FF02. This bit may be read and is automatically set to 0 at the completion of transfer. After this bit is set, an interrupt will then occur eight bit clocks later if the serial interrupt is enabled.

If internal clock is selected and serial interrupt is enabled, this interrupt occurs 122*8 microseconds later.

If external clock is selected and serial interrupt is enabled, an interrupt will occur eight bit clocks later.

Initiating a serial transfer with external clock will wait forever if no external clock is present. This

allows a certain amount of synchronization with each serial port.

The state of the last bit shifted out determines the state of the output line until another transfer takes place.

If a serial transfer with internal clock is performed and no external GameBoy is present, a value of \$FF will be received in the transfer.

The following code causes \$75 to be shifted out the serial port and a byte to be shifted into \$FF01:

ld a, \$75 ld (\$FF01), a ld a, \$81 ld (\$FF02), a

2.12. Interrupts

2.12.1. Interrupt Procedure

The IME (interrupt master enable) flag is reset by DI and prohibits all interrupts. It is set by EI and acknowledges the interrupt setting by the IE register.

- 1. When an interrupt is generated, the IF flag will be set.
- 2. If the IME flag is set & the corresponding IE flag is set, the following 3 steps are performed.
- 3. Reset the IME flag and prevent all interrupts.
- 4. The PC (program counter) is pushed onto the stack.
- 5. Jump to the starting address of the interrupt.

Resetting of the IF register, which was the cause of the interrupt, is done by hardware.

During the interrupt, pushing of registers to be used should be performed by the interrupt routine.

Once the interrupt service is in progress, all the interrupts will be prohibited. However, if the IME flag and the IE flag are controlled, a number of interrupt services can be made possible by nesting.

Return from an interrupt routine can be performed by either RETI or RET instruction.

The RETI instruction enables interrupts after doing a return operation.

If a RET is used as the final instruction in an interrupt routine, interrupts will remain disabled unless a EI was used in the interrupt routine or is used at a later time. The interrupt will be acknowledged during opcode fetch period of each instruction.

2.12.2. Interrupt Descriptions

The following interrupts only occur if they have been enabled in the Interrupt Enable register (SFFFF) and if the interrupts have actually been enabled using the EI instruction.

1. V-Blank

The V-Blank interrupt occurs ~ 59.7 times a second on a regular GB and ~ 61.1 times a second on a Super GB (SGB). This interrupt occurs at the beginning of the V-Blank period. During this period video hardware is not using video ram so it may be freely accessed. This period lasts approximately 1.1 ms.

2. LCDC Status

There are various reasons for this interrupt to occur as described by the STAT register (\$FF40). One very popular reason is to indicate to the user when the video hardware is about to redraw a given LCD line. This can be useful for dynamically controlling the SCX/SCY registers (\$FF43/\$FF42) to perform special video effects.

3. Timer Overflow

This interrupt occurs when the TIMA register (FF05) changes from FF to S00.

4. Serial Transfer Completion

This interrupt occurs when a serial transfer has completed on the game link port.

5. High-to-Low of P10-P13

This interrupt occurs on a transition of any of the keypad input lines from high to low. Due to the fact that keypad "bounce"* is virtually always present, software should expect this interrupt to occur one or more times for every button press and one or more times for every button release.

* - Bounce tends to be a side effect of any button making or breaking a connection. During these periods, it is very common for a small amount of oscillation between high & low states to take place.

2.13. Special Registers

2.13.1. I/O Registers

1. FF00 (P1)

Name	-	P1
Contents	-	Register for reading joy pad info
		and determining system type. (R/W)

Bit 7 - Not used Bit 6 - Not used Bit 5 - P15 out port Bit 4 - P14 out port Bit 2 - P13 in port Bit 2 - P12 in port Bit 1 - P11 in port Bit 0 - P10 in port This is the matrix layout for register \$FF00:

15
0- A
0- B
0- Sel ect
0-Start

Example code:

Game: Ms. Pacman Address: \$3b1

LD A, \$20	<- bit $5 = 20
LD (\$FF00), A	<- select P14 by setting it low
LD A, (\$FF00)	
LD A, (\$FF00)	<- wait a few cycles
CPL	<- complement A
AND \$OF	<- get only first 4 bits
SWAP A	<- swap it
LD B, A	<- store A in B
LD A, \$10	
LD (\$FF00), A	<- select P15 by setting it low
LD A, (\$FF00)	
LD A, (\$FF00)	<- Wait a few MORE cycles
	5
CPL	<- complement (invert)
----------------	--------------------------------
AND \$0F	<- get first 4 bits
OR B	<- put A and B together
LD B, A	<- store A in D
LD A, (\$FF8B)	<- read old joy data from ram
XOR B	<- toggle w/current button bit
AND B	<- get current button bit back
LD (\$FF8C), A	<- save in new Joydata storage
LD A, B	<- put original value in A
LD (\$FF8B), A	<- store it as old joy data
LD A, \$30	<- deselect P14 and P15
LD (\$FF00), A	<- RESET Joypad
RET	<- Return from Subroutine

The button values using the above method are such:

\$80 -	Start	\$8 -	Down
\$40 -	Select	\$4 -	Up
\$20 -	В	\$2 -	Left
\$10 -	Α	\$1 -	Ri ght

Let's say we held down A, Start, and Up. The value returned in accumulator A would be \$94.

2. FF01 (SB)

Name - SB Contents - Serial transfer data (R/W)

8 Bits of data to be read/written

3. FF02 (SC)

Name - SC Contents - SIO control (R/W) Bit 7 - Transfer Start Flag 0: Non transfer 1: Start transfer

Bit 0 - Shift Clock 0: External Clock (500KHz Max.) 1: Internal Clock (8192Hz)

Transfer is initiated by setting the Transfer Start Flag. This bit may be read and is automatically set to 0 at the end of Transfer.

Transmitting and receiving serial data is done simultaneously. The received data is automatically stored in SB.

4. FF04 (DIV)

Name - DIV Contents - Divider Register (R/W)

This register is incremented 16384 (~16779 on SGB) times a second. Writing any value sets it to \$00.

5. FF05 (TIMA)

Name - TIMA Contents - Timer counter (R/W)

> This timer is incremented by a clock frequency specified by the TAC register (\$FF07). The timer generates an interrupt when it overflows.

6. FF06 (TMA)

Name - TMA Contents - Timer Modulo (R/W)

When the TIMA overflows, this data will be loaded.

7. FF07 (TAC)

Name - TAC Contents - Timer Control (R/W)

> Bit 2 - Timer Stop 0: Stop Timer 1: Start Timer

Bits	1+0 -]	Input Clock S	Sel ect	
	00:	4.096 KHz	(~4. 194	KHz SGB)
	01:	262.144 Khz	(~268.4	KHz SGB)
	10:	65.536 KHz	(~67.11	KHz SGB)
	11:	16.384 KHz	(~16. 78	KHz SGB)

8. FF0F (IF)

Name - IF Contents - Interrupt Flag (R/W)

> Bit 4: Transition from High to Low of Pin number P10-P13
> Bit 3: Serial I/O transfer complete
> Bit 2: Timer Overflow
> Bit 1: LCDC (see STAT)
> Bit 0: V-Blank

The priority and jump address for the above 5

interrupts are:

Interrupt	Priority	Start Address
V-Blank	1	\$0040
LCDC Status	2	\$0048 - Modes 0, 1, 2
		LYC=LY coi nci de
		(sel ectabl e)
Timer Overflow	3	\$0050
Serial Transfer	4	\$0058 - when transfer
		is complete
Hi-Lo of P10-P13	5	\$0060

* When more than 1 interrupts occur at the same time only the interrupt with the highest priority can be acknowledged. When an interrupt is used a 'O' should be stored in the IF register before the IE register is set.

9. FF10 (NR 10)

Name - NR 10 Contents - Sound Mode 1 register, Sweep register (R/W) Bit 6-4 - Sweep Time Bit 3 - Sweep Increase/Decrease 0: Addition (frequency increases) 1: Subtraction (frequency decreases) Bit 2-0 - Number of sweep shift (n: 0-7) Sweep Time: 000: sweep off - no freq change 001: 7.8 ms (1/128Hz) 010: 15.6 ms (2/128Hz) 011: 23.4 ms (3/128Hz) 100: 31.3 ms (4/128Hz) 101: 39.1 ms (5/128Hz) 110: 46.9 ms (6/128Hz) 111: 54.7 ms (7/128Hz)

The change of frequency (NR13, NR14) at each shift is calculated by the following formula where X(0) is initial freq & X(t-1) is last freq:

 $X(t) = X(t-1) + - X(t-1)/2^n$

10. FF11 (NR 11)

	NR 11 Sound Mode 1 register, Sound length/Wave pattern duty (R/W)
	Only Bits 7-6 can be read.
	Bit 7-6 - Wave Pattern Duty Bit 5-0 - Sound length data (t1: 0-63)
Wave Duty:	(default: 10) 00: 12.5% () 01: 25% () 10: 50% () 11: 75% ()

Sound Length = (64-t1)*(1/256) seconds

- NR 12

11. FF12 (NR12)

Name

Contents - Sound Mode 1 register, Envelope (R/W)Bit 7-4 - Initial volume of envelope Envelope UP/DOWN Bit 3 -0: Attenuate 1: Amplify Bit 2-0 - Number of envelope sweep (n: 0-7) (If zero, stop envelope operation.) Initial volume of envelope is from 0 to **%F.** Zero being no sound. Length of 1 step = $n^*(1/64)$ seconds 12. FF13 (NR 13) Name - NR 13 Contents - Sound Mode 1 register, Frequency lo (W) Lower 8 bits of 11 bit frequency (x). Next 3 bit are in NR 14 (SFF14) 13. FF14 (NR 14) - NR 14 Name Contents - Sound Mode 1 register, Frequency hi (R/W) Only Bit 6 can be read. Bit 7 - Initial (when set, sound restarts) Bit 6 - Counter/consecutive selection

- Bit 2-0 Frequency's higher 3 bits (x)
- Frequency = 4194304/(32*(2048-x)) Hz = 131072/(2048-x) Hz

Counter/consecutive Selection

- 0 = Regardless of the length data in NR11 sound can be produced consecutively.
- 1 = Sound is generated during the time period set by the length data in NR11. After this period the sound 1 ON flag (bit 0 of NR52) is reset.

14. FF16 (NR 21)

Name - Contents -	NR 21 Sound Mode 2 register, Sound Length; Wave Pattern Duty (R/W)
	Only bits 7-6 can be read.
	Bit 7-6 - Wave pattern duty Bit 5-0 - Sound length data (t1: 0-63)
Wave Duty:	(default: 10) 00: 12.5% () 01: 25% () 10: 50% () 11: 75% ()

Sound Length = (64-t1)*(1/256) seconds

15. FF17 (NR 22)

- NR 22 Name Contents - Sound Mode 2 register, envelope (R/W)Bit 7-4 - Initial volume of envelope Envelope UP/DOWN Bit 3 -0: Attenuate 1: Amplify Bit 2-0 - Number of envelope sweep (n: 0-7) (If zero, stop envelope operation.) Initial volume of envelope is from 0 to **%F.** Zero being no sound. Length of 1 step = $n^*(1/64)$ seconds 16. FF18 (NR 23) Name - NR 23 Contents - Sound Mode 2 register, frequency lo data (W) Frequency's lower 8 bits of 11 bit data (x). Next 3 bits are in NR 14 (\$FF19).

<u>17. FF19 (NR 24)</u>

 NR 24 Sound Mode 2 register, frequency hi data (R/W)
Only bit 6 can be read.
Bit 7 - Initial (when set, sound

restarts)

- Bit 6 Counter/consecutive selection
- Bit 2-0 Frequency's higher 3 bits (x)

Counter/consecutive Selection

- 0 = Regardless of the length data in NR21 sound can be produced consecutively.
- 1 = Sound is generated during the time period set by the length data in NR21. After this period the sound 2 ON flag (bit 1 of NR52) is reset.

18. FF1A (NR 30)

Name - NR 30 Contents - Sound Mode 3 register, Sound on/off (R/W)

Only bit 7 can be read

Bit 7 - Sound OFF 0: Sound 3 output stop 1: Sound 3 output OK

19. FF1B (NR 31)

Name - NR 31 Contents - Sound Mode 3 register, sound length (R/W)

Bit 7-0 - Sound length (t1: 0 - 255)

Sound Length = (256-t1)*(1/2) seconds

20. FF1C (NR 32)

 NR 32 Sound Mode level (R/W		register, Selec	t output
Only bits	6-5	can be read	
	00: 01: 10:	ect output level Mute Produce Wave Pa Data as it is(Produce Wave Pa data shifted of RIGHT (1/2) (Produce Wave Pa data shifted to RIGHT (1/4) (attern RAM 4 bit length) attern RAM nce to the 4 bit length) attern RAM wice to the

* - Wave Pattern RAM is located from \$FF30-\$FF3f.

21. FF1D (NR 33)

Name	-	NR 33			
Contents	-	Sound	Mode	3 register,	frequency' s
		lower	data	(W)	

Lower 8 bits of an 11 bit frequency (x).

22. FF1E (NR 34)

Name - NR 34 Contents - Sound Mode 3 register, frequency's higher data (R/W)

Only bit 6 can be read.

Bit 7 - Initial (when set, sound restarts)

- Bit 6 Counter/consecutive flag
- Bit 2-0 Frequency's higher 3 bits (x).

Frequency = 4194304/(64*(2048-x)) Hz = 65536/(2048-x) Hz

Counter/consecutive Selection

- 0 = Regardless of the length data in NR31 sound can be produced consecutively.
- 1 = Sound is generated during the time period set by the length data in NR31. After this period the sound 3 ON flag (bit 2 of NR52) is reset.

23. FF20 (NR 41)

Name - NR 41 Contents - Sound Mode 4 register, sound length (R/W)

Bit 5-0 - Sound length data (t1: 0-63)

Sound Length = (64-t1)*(1/256) seconds

24. FF21 (NR 42)

Name - NR 42 Contents - Sound Mode 4 register, envelope (R/W)

> Bit 7-4 - Initial volume of envelope Bit 3 - Envelope UP/DOWN 0: Attenuate 1: Amplify

Bit 2-0 - Number of envelope sweep (n: 0-7) (If zero, stop envelope operation.)

Initial volume of envelope is from 0 to \$F. Zero being no sound.

Length of 1 step = $n^*(1/64)$ seconds

25. FF22 (NR 43)

Name - NR 43 Contents - Sound Mode 4 register, polynomial counter (R/W) Bit 7-4 - Selection of the shift clock frequency of the polynomial counter Bit 3 - Selection of the polynomial counter's step Bit 2-0 - Selection of the dividing ratio of frequencies: 000: $f * 1/2^3 * 2$ 001: $f * 1/2^3 * 1$ 010: f * 1/2³ * 1/2 011: f * 1/2³ * 1/3 100: $f * 1/2^3 * 1/4$ 101: f * 1/2^3 * 1/5 110: f * 1/2^3 * 1/6 111: f * $1/2^3$ * 1/7f = 4.194304 Mhz Selection of the polynomial counter step:

- 0: 15 steps
- 1: 7 steps

Selection of the shift clock frequency of the polynomial counter:

0000:	dividing ratio of frequencies	*	1/2
0001:	dividing ratio of frequencies	*	1/2^2
0010:	dividing ratio of frequencies	*	1/2^3
0011:	dividing ratio of frequencies	*	1/2^4
	:	:	
	:	:	
	:	:	
0101:	dividing ratio of frequencies	*	1/2^14
1110:	prohibited code		
1111:	prohibited code		

26. FF23 (NR 44)

Name - NR 44 Contents - Sound Mode 4 register, counter/consecutive; inital (R/W)

Only bit 6 can be read.

Bit 7 -	Initial (when set, sound restarts)
Bit 6 -	Counter/consecutive selection

Counter/consecutive Selection

- 0 = Regardless of the length data in NR41 sound can be produced consecutively.
- 1 = Sound is generated during the time period set by the length data in NR41. After this period the sound 4 ON flag (bit 3 of NR52) is reset.

27. FF24 (NR 50)

- NR 50 Name Contents - Channel control / ON-OFF / Volume (R/W) Bit 7 - Vin->SO2 ON/OFF Bit 6-4 - SO2 output level (volume) (# 0-7) Bit 3 - Vin->SO1 ON/OFF Bit 2-0 - SO1 output level (volume) (# 0-7) Vi n - > S01 (Vi n - > S02) By synthesizing the sound from sound 1 through 4, the voice input from Vin terminal is put out. 0: no output 1: output OK 28. FF25 (NR 51) - NR 51 Name Contents - Selection of Sound output terminal (R/W) Bit 7 - Output sound 4 to SO2 terminal Bit 6 - Output sound 3 to SO2 terminal Bit 5 - Output sound 2 to SO2 terminal Bit 4 - Output sound 1 to SO2 terminal Bit 3 - Output sound 4 to SO1 terminal Bit 2 - Output sound 3 to SO1 terminal Bit 1 - Output sound 2 to SO1 terminal Bit 0 - Output sound 1 to SO1 terminal

29. FF26 (NR 52)

Name - NR 52 (Value at reset: \$F1-GB, \$F0-SGB)
Contents - Sound on/off (R/W)
Bit 7 - All sound on/off

0: stop all sound circuits
1: operate all sound circuits
Bit 3 - Sound 4 0N flag
Bit 2 - Sound 3 0N flag
Bit 1 - Sound 2 0N flag
Bit 0 - Sound 1 0N flag

Bits 0 - 3 of this register are meant to be status bits to be read. Writing to these bits does NOT enable/disable

sound. If your GB programs don't use sound then write \$00 to this register to save 16%

or more on GB power consumption.

30. FF30 - FF3F (Wave Pattern RAM)

Name - Wave Pattern RAM Contents - Waveform storage for arbitrary sound data

This storage area holds 32 4-bit samples that are played back upper 4 bits first.

31. FF40 (LCDC)

Name - LCDC (value \$91 at reset) Contents - LCD Control (R/W)

Bit 7 - LCD Control Operation *

0: Stop completely (no picture on screen) 1: operation
•
Bit 6 - Window Tile Map Display Select
0: \$9800-\$9BFF
1: \$9C00-\$9FFF
Bit 5 - Window Display
0: off
1: on
Bit 4 – BG & Window Tile Data Select
0: \$8800-\$97FF
1: \$8000-\$8FFF <- Same area as OBJ
Bit 3 – BG Tile Map Display Select
0: \$9800-\$9BFF
1: \$9C00-\$9FFF
Bit 2 - OBJ (Sprite) Size
0: 8*8
1: 8*16 (width*height) Pit 1 OPL (Sprite) Display
Bit 1 - OBJ (Sprite) Display
0: off
1: on
Bit O - BG & Window Display
0: off
1: on
* - Stopping LCD operation (bit 7 from 1 to 0) must
he performed during V blank to work properly V

* - Stopping LCD operation (bit 7 from 1 to 0) must be performed during V-blank to work properly. Vblank can be confirmed when the value of LY is greater than or equal to 144.

32. FF41 (STAT)

Name - STAT Contents - LCDC Status (R/W)

Bits 6-3 - Interrupt Selection By LCDC Status

Bit 6 - LYC=LY Coincidence (Selectable) Bit 5 - Mode 10 Bit 4 - Mode 01 Bit 3 - Mode 00 0: Non Selection 1: Selection Bit 2 - Coincidence Flag 0: LYC not equal to LCDC LY 1: LYC = LCDC LY Bit 1-0 - Mode Flag 00: During H-Blank 01: During V-Blank 10: During Searching OAM-RAM 11: During Transfering Data to

LCD Driver

STAT shows the current status of the LCD controller.

- Mode 00: When the flag is 00 it is the H-Blank period and the CPU can access the display RAM (\$8000-\$9FFF).
- Mode 01: When the flag is 01 it is the V-Blank period and the CPU can access the display RAM (\$8000-\$9FFF).
- Mode 10: When the flag is 10 then the OAM is being used (\$FE00-\$FE9F). The CPU cannot access the OAM during this period
- Mode 11: When the flag is 11 both the OAM and display RAM are being used. The CPU cannot access either during this period.

The following are typical when the display is enabled:

Mode 0: 0000	000	00000	000	_000	_000
Mode 1:					111111111111111
Mode 2: 2	2	2	22_	2	2_
Mode 3: 33	33	33	33 3	33 33	3 3

The Mode Flag goes through the values 0, 2, and 3 at a cycle of about 109uS. 0 is present about 48.6uS, 2 about 19uS, and 3 about 41uS. This is interrupted every 16.6ms by the VBlank (1). The mode flag stays set at 1 for about 1.08 ms. (Mode 0 is present between 201-207 clks, 2 about 77-83 clks, and 3 about 169-175 clks. A complete cycle through these states takes 456 clks. VBlank lasts 4560 clks. A complete screen refresh occurs every 70224 clks.)

33. FF42 (SCY)

Name - SCY Contents - Scroll Y (R/W)

8 Bit value \$00-\$FF to scroll BG Y screen position.

34. FF43 (SCX)

Name - SCX Contents - Scroll X (R/W)

8 Bit value \$00-\$FF to scroll BG X screen position.

35. FF44 (LY)

Name - LY Contents - LCDC Y-Coordinate (R)

> The LY indicates the vertical line to which the present data is transferred to the LCD Driver. The LY can take on any value between 0 through 153. The values between 144 and 153 indicate the V-Blank period. Writing will reset the counter.

36. FF45 (LYC)

Name - LYC Contents - LY Compare (R/W)

The LYC compares itself with the LY. If the values are the same it causes the STAT to set the coincident flag.

37. FF46 (DMA)

Name - DMA Contents - DMA Transfer and Start Address (W)

The DMA Transfer (40*28 bit) from internal ROM or RAM (\$0000-\$F19F) to the OAM (address \$FE00-\$FE9F)

can be performed. It takes 160 microseconds for the transfer.

40*28 bit = #140 or #\$8C. As you can see, it only transfers \$8C bytes of data. OAM data is \$AO bytes long, from \$0-\$9F.

But if you examine the OAM data you see that 4 bits are not in use.

40*32 bit = #\$A0, but since 4 bits for each OAM is not used it's 40*28 bit.

It transfers all the OAM data to OAM RAM

The DMA transfer start address can be designated every \$100 from address \$0000-\$F100. That means \$0000, \$0100, \$0200, \$0300....

As can be seen by looking at register \$FF41 Sprite RAM (\$FE00 - \$FE9F) is not always available. A simple routine that many games use to write data to Sprite memory is shown below. Since it copies data to the sprite RAM at the appropriate times it removes that responsibility from the main program. All of the memory space, except high RAM (\$FE90 \$FEFE) is not accessible during DMA Because

(\$FF80-\$FFFE), is not accessible during DMA. Because of this, the routine below must be copied & executed in high ram. It is usually called from a V-blank Interrupt.

Example program:

org \$40 jp VBlank

org \$ff80		
VBl ank:		
push af	<-	Save A reg & flags
ld a, BASE_ADRS	<-	transfer data from BASE_ADRS
ld (\$ff46),a	<-	put A into DMA registers
		loop length
Wait:	<-	We need to wait 160 ms.
dec a	<-	4 cycles - decrease A by 1
jr nz, Wait	<-	12 cycles - branch if Not Zero
to Wait		
pop af	<-	Restore A reg & flags
reti	<-	Return from interrupt

38. FF47 (BGP)

Name	-	BGP	
Contents	-	BG & Window Palette Data	(R/W)

Bit	7-6	-	Data for Dot Data 11
			(Normally darkest color)
Bit	5-4	-	Data for Dot Data 10
Bit	3-2	-	Data for Dot Data 01
Bit	1-0	-	Data for Dot Data OO
			(Normally lightest color)

This selects the shade of grays to use for the background (BG) & window pixels. Since each pixel uses 2 bits, the corresponding shade will be selected from here.

39. FF48 (OBP0)

Name - OBPO Contents - Object Palette O Data (R/W)

> This selects the colors for sprite palette 0. It works exactly as BGP (\$FF47) except each each value of 0 is transparent.

40. FF49 (OBP1)

Name - OBP1 Contents - Object Palette 1 Data (R/W) This Selects the colors for sprite

palette 1. It works exactly as OBPO (\$FF48). See BGP for details.

41. FF4A (WY)

Name - WY Contents - Window Y Position (R/W)

> $0 \le W \le 143$ WY must be greater than or equal to 0 and must be less than or equal to 143 for window to be visible.

42. FF4B (WX)

Name - WX Contents - Window X Position (R/W) $0 \le WX \le 166$

WX must be greater than or equal to 0 and

must be less than or equal to 166 for window to be visible. WX is offset from absolute screen coordinates by 7. Setting the window to WX=7, WY=0 will put the upper left corner of the window at absolute screen coordinates 0.0. Lets say W = 70 and W = 87. The window would be positioned as so: 0 80 159 0 Background Display Here 70 80, 70 Window Display Here 143

OBJ Characters (Sprites) can still enter the window. None of the window colors are transparent so any background tiles under the window are hidden.

43. FFFF (IE)

Name - IE Contents - Interrupt Enable (R/W) Bit 4: Transition from High to Low of Pin number P10-P13. Bit 3: Serial I/O transfer complete Bit 2: Timer Overflow Bit 1: LCDC (see STAT) Bit 0: V-Blank O: disable

1: enable

3. Game Boy command overview

3.1. Foreword

Since books on the Z80 are getting harder & harder to find, hopefully the information here might be helpful to those trying to understand assembly language specific to GameBoy.

3.2. CPU Registers

3.2.1. Generally

The GameBoy has instructions & registers similar to the Intel 8080, Intel 8085, & Zilog Z80 microprocessors. It has eight 8-bit registers A, B, C, D, E, F, H, L and two 16bit registers SP & PC:

158	70			
A	F			
В	C			
D	E			
Н	L			
SP				
PC				

Some instructions, however, allow you to use the registers A, B, C, D, E, H, & L as 16-bit registers by pairing them up in the following manner: AF, BC, DE, & HL. The F register is indirectly accessible by the programmer and is used to store the results of various math operations. The PC, or Program Counter, register points to the next instruction to be executed in the Game Boy memory. The SP, or Stack Pointer, register points to the current stack position.

3.2.2. Flag Register

The Fleg Register consists of the following bits:

7	6	5	4	3	2	1	0
Z	N	H	C	0	0	0	0

• Zero Flag (Z):

This bit is set when the result of a math operation is zero or two values match when using the CP instruction.

- Subtract Flag (N): This bit is set if a subtraction was performed in the last math instruction.
- Half Carry Flag (H): This bit is set if a carry occurred from the lower nibble in the last math operation.
- **Carry Flag (C):** This bit is set if a carry occurred from the last math operation or if register A is the smaller value when executing the CP instruction.

3.2.3. Program Counter

On power up, the GameBoy Program Counter is initialized to \$100 (100 hex) and the instruction found at this location in ROM is executed.

The Program Counter from this point on is controlled, indirectly, by the program instructions themselves that were generated by the programmer of the ROM cart.

3.2.4. Stack Pointer

A big key to understanding programming in assembly language on the GameBoy is understanding the concept of a stack pointer. A familiarity with assembly language for other processors helps greatly as the concepts are the same.

The GameBoy Stack Pointer is used to keep track of the top of the "stack". The stack is used for saving variables, saving return addresses, passing arguments to subroutines, and various other uses that might be conceived by the individual programmer. The instructions CALL, PUSH, and RST all put information onto the stack. The instructions POP, RET, and RETI all take information off of the stack. (Interrupts put a return address on the stack and remove it at their completion as well.)

As information is put onto the stack, the stack grows downward in RAM memory. As a result, the Stack Pointer should always be initialized at the highest location of RAM space that has been allocated for use by the stack. For instance, if a programmer wishes to locate the Stack Pointer at the top of low RAM space (\$COOO-\$DFFF) he would set the Stack Pointer to \$EOOO using the command LD SP, \$E000. (The Stack Pointer automatically decrements before it puts something onto the stack so it is perfectly acceptable to assign it a value which points to a memory address which is one location past the end of available RAM.)

The GameBoy stack pointer is initialized to \$FFFE on power up but a programmer should not rely on this setting and rather should explicitly set its value.

3.3. Commands

The GameBoy CPU is based on a subset of the Z80 microprocessor. A summary of these commands is given below. If 'Flags affected' is not given for a command then none are affected.

3.3.1. 8-Bit Loads

<u>1. LD nn,n</u>

<u>Description:</u> Put value nn into n.

<u>Use with:</u>

nn = B, C, D, E, H, L, BC, DE, HL, SPn = 8 bit immediate value

Instruction	Parameters	Opcode	Cycles
LD	B, n	06	8
LD	C, n	OE	8
LD	D, n	16	8
LD	E, n	1E	8
LD	H, n	26	8
LD	L, n	2 E	8

2. LD r1,r2

<u>Description:</u> Put value r2 into r1.

Use with:

r1, r2 = A, B, C, D, E, H, L, (HL)

Instruction	Parameters	Opcode	Cycles
LD	A, A	7F	4
LD	A, B	78	4
LD	A, C	79	4
LD	A, D	7A	4
LD	A, E	7B	4
LD	A, H	7C	4
LD	A, L	7D	4
LD	A, (HL)	7E	8
LD	B , B	40	4
LD	B, C	41	4
LD	B, D	42	4
LD	B, E	43	4
LD	B, H	44	4
LD	B, L	45	4
LD	B, (HL)	46	8
LD	С, В	48	4
LD	C, C	49	4
LD	C, D	4 A	4
LD	C, E	4B	4
LD	C, H	4C	4
LD	C, L	4 D	4
LD	C, (HL)	4 E	8
LD	D, B	50	4
LD	D, C	51	4

LD	D, D	52	4
LD	D, E	53	4
LD	D, H	54	4
LD	D, L	55	4
LD	D, (HL)	56	8
LD	Е, В	58	4
LD	Е, С	59	4
LD	E, D	5A	4
LD	Е, Е	5B	4
LD	Е, Н	5C	4
LD	E , L	5D	4
LD	E, (HL)	5E	8
LD	H, B	60	4
LD	H, C	61	4
LD	H, D	62	4
LD	H, E	63	4
LD	Н, Н	64	4
LD	H, L	65	4
LD	H, (HL)	66	8
LD	L, B	68	4
LD	L, C	69	4
LD	L, D	6 A	4
LD	L, E	6B	4
LD	L, H	6C	4
LD	L, L	6D	4
LD	L, (HL)	6 E	8
LD	(HL), B	70	8
LD	(HL), C	71	8
LD	(HL), D	72	8
LD	(HL), E	73	8
LD	(HL), H	74	8
LD	(HL), L	75	8
LD	(HL), n	36	12

<u>3. LD A,n</u>

<u>Description:</u> Put value n into A.

Use with:

 $n = A, B, C, D, E, H, L, (BC), (DE), (HL), (nn), # \\ nn = two byte immediate value. (LS byte first.)$

Instruction	Parameters	Opcode	Cycles
LD	A, A	7 F	4
LD	A, B	78	4
LD	A, C	79	4
LD	A, D	7A	4
LD	A, E	7B	4
LD	A, H	7C	4
LD	A, L	7D	4
LD	A, (BC)	OA	8
LD	A, (DE)	1A	8
LD	A, (HL)	7E	8
LD	A, (nn)	FA	16
LD	A, #	3E	8

<u>4. LD n,A</u>

Description: Put value A into n.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (BC), (DE), (HL), (nn)

nn = two byte immediate value. (LS byte first.)

Opcodes:

Instruction	Parameters	Opcode	Cycles
LD	A, A	7 F	4
LD	B, A	47	4
LD	C, A	4F	4
LD	D, A	57	4
LD	Е, А	5F	4
LD	H, A	67	4
LD	L, A	6F	4
LD	(BC), A	02	8
LD	(DE), A	12	8
LD	(HL), A	77	8
LD	(nn), A	EA	16

5. LD A,(C)

Description:

Put value at address \$FF00 + register C into A. Same as: LD A, (\$FF00+C)

<u>Opcodes:</u>

Instruction	Parameters	Opcode	Cycles
LD	A, (C)	F2	8

6. LD (C),A

Description:

Put A into address \$FF00 + register C.

Instruction	Parameters	Opcode	Cycles
LD	(\$FF00+C), A	E2	8

7. LD A,(HLD)

Description: Same as: LDD A, (HL)

8. LD A,(HL-)

Description: Same as: LDD A, (HL)

9. LDD A,(HL)

Description:

Put value at address HL into A. Decrement HL. Same as: LD A, (HL) - DEC HL

Opcodes:

Instruction	Parameters	Opcode	Cycles
LD	A, (HLD)	3Â	8
LD	A, (HL-)	3A	8
LDD	A, (HL)	3A	8

10. LD (HLD),A

Description: Same as: LDD (HL), A

<u>11. LD (HL-),A</u>

Description: Same as: LDD (HL), A

12. LDD (HL),A

Description:

Put A into memory address HL. Decrement HL. Same as: LD (HL), A - DEC HL

Instruction	Parameters	Opcode	Cycles
LD	(HLD), A	32	8
LD	(HL-), A	32	8
LDD	(HL), A	32	8
13. LD A,(HLI)

Description: Same as: LDI A, (HL)

14. LD A,(HL+)

Description: Same as: LDI A, (HL)

15. LDI A,(HL)

<u>Description:</u>

Put value at address HL into A. Increment HL. Same as: LD A, (HL) - INC HL

Instruction	Parameters	Opcode	Cycles
LD	A, (HLI)	2Â	8
LD	A, (HL+)	2A	8
LDI	A, (HL)	2A	8

16. LD (HLI),A

Description: Same as: LDI (HL), A

17. LD (HL+),A

Description: Same as: LDI (HL), A

18. LDI (HL),A

Description:

Put A into memory address HL. Increment HL. Same as: LD (HL), A - INC HL

Instruction	Parameters	Opcode	Cycles
LD	(HLI), A	22	8
LD	(HL+), A	22	8
LDI	(HL), A	22	8

<u>19. LDH (n),A</u>

Description: Put A into memory address \$FF00+n.

<u>Use with:</u> n = one byte immediate value.

Opcodes:

Instruction	Parameters	Opcode	Cycles
LD	(\$FF00+n), A	EO	12

20. LDH A,(n)

<u>Description:</u> Put memory address \$FF00+n into A.

<u>Use with:</u>

n = one byte immediate value.

Instruction	Parameters	Opcode	Cycles
LD	A, (\$FF00+n)	FO	12

3.3.2. 16-Bit Loads

<u>1. LD n,nn</u>

<u>Description:</u> Put value nn into n.

 $\frac{\text{Use with:}}{n = BC, DE, HL, SP}$ nn = 16 bit immediate value

Opcodes:

Instruction	Parameters	Opcode	Cycles
LD	BC, nn	01	12
LD	DE, nn	11	12
LD	HL, nn	21	12
LD	SP, nn	31	12

2. LD SP,HL

Description:

Put HL into Stack Pointer (SP).

Instruction	Parameters	Opcode	Cycles
LD	SP, HL	F9	8

3. LD HL,SP+n

Description: Same as: LDHL SP, n.

4. LDHL SP,n

<u>Description:</u>

Put SP + n effective address into HL.

<u>Use with:</u>

n = one byte signed immediate value.

Flags affected:

- Z Reset.
- N Reset.
- H Set or reset according to operation.
- C Set or reset according to operation.

Instruction	Parameters	Opcode	Cycles
LDHL	SP, n	F8	12

5. LD (nn),SP

Description:

Put Stack Pointer (SP) at address n.

<u>Use with:</u>

nn = two byte immediate address.

Opcodes:

Instruction	Parameters	Opcode	Cycles
LD	(nn), SP	08	20

6. PUSH nn

<u>Description:</u> Push register pair nn onto stack. Decrement Stack Pointer (SP) twice.

Use with: nn = AF, BC, DE, HL

Instruction	Parameters	0pcode	Cycles
PUSH	AF	F 5	16
PUSH	BC	C5	16
PUSH	DE	D5	16
PUSH	HL	E5	16

<u>7. POP nn</u>

Description:

Pop two bytes off stack into register pair nn. Increment Stack Pointer (SP) twice.

Use with: nn = AF, BC, DE, HL

Instruction	Parameters	Opcode	Cycles
POP	AF	F1	12
POP	BC	C1	12
POP	DE	D1	12
POP	HL	E1	12

3.3.3. 8-Bit ALU

<u>1. ADD A,n</u>

Description: Add n to A.

Use with:

 $\overline{\mathbf{n}} = \mathbf{A}, \mathbf{B}, \mathbf{C}, \mathbf{D}, \mathbf{E}, \mathbf{H}, \mathbf{L}, (\mathbf{HL}), \#$

Flags affected:

Z - Set if result is zero.

N - Reset.

H - Set if carry from bit 3.

C - Set if carry from bit 7.

|--|

Instruction	Parameters	0pcode	Cycles
ADD	A, A	87	4
ADD	A, B	80	4
ADD	A, C	81	4
ADD	A, D	82	4
ADD	A, E	83	4
ADD	A, H	84	4
ADD	A, L	85	4
ADD	A, (HL)	86	8
ADD	A, #	C6	8

2. ADC A,n

<u>Description:</u> Add n + Carry flag to A.

<u>Use with:</u> n = A, B, C, D, E, H, L, (HL), #

<u>Flags affected:</u>

Z - Set if result is zero.

- N Reset.
- H Set if carry from bit 3.
- C Set if carry from bit 7.

Instruction	Parameters	Opcode	Cycles
ADC	A, A	8F	4
ADC	A, B	88	4
ADC	A, C	89	4
ADC	A, D	8 A	4
ADC	A, E	8B	4
ADC	A, H	8C	4
ADC	A, L	8D	4
ADC	A, (HL)	8 E	8
ADC	A, #	CE	8

<u>3. SUB n</u>

<u>Description:</u> Subtract n from A.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL), #

Flags affected:

Z - Set if result is zero. N - Set.

- H Set if no borrow from bit 4.
- C Set if no borrow.

Instruction	Parameters	0pcode	Cycles
SUB	Α	97	4
SUB	В	90	4
SUB	С	91	4
SUB	D	92	4
SUB	Ε	93	4
SUB	Н	94	4
SUB	L	95	4
SUB	(HL)	96	8
SUB	#	D6	8

<u>4. SBC A,n</u>

<u>Description:</u> Subtract n + Carry flag from A.

Use with: n = A, B, C, D, E, H, L, (HL), #

Flags affected:

Z - Set if result is zero. N - Set.

- H Set if no borrow from bit 4.
- C Set if no borrow.

Instruction	Parameters	Opcode	Cycles
SBC	A, A	9F	4
SBC	A, B	98	4
SBC	A, C	99	4
SBC	A, D	9A	4
SBC	A, E	9B	4
SBC	A, H	9C	4
SBC	A, L	9D	4
SBC	A, (HL)	9E	8
SBC	A, #	??	?

<u>5. AND n</u>

<u>Description:</u> Logically AND n with A, result in A.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL), #

Flags affected:

Z - Set if result is zero.

- N Reset.
- H Set.
- C Reset.

Instruction	Parameters	Opcode	Cycles
AND	Α	A7	4
AND	В	AO	4
AND	С	A1	4
AND	D	A2	4
AND	Ε	A3	4
AND	Н	A4	4
AND	L	A5	4
AND	(HL)	A6	8
AND	#	E6	8

<u>6. OR n</u>

<u>Description:</u> Logical OR n with register A, result in A.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL), #

<u>Flags affected:</u>

Z - Set if result is zero.

- N Reset.
- H Reset.
- C Reset.

Instruction	Parameters	Opcode	Cycles
OR	Α	B 7	4
OR	В	BO	4
OR	С	B1	4
OR	D	B2	4
OR	Ε	B 3	4
OR	Н	B4	4
OR	L	B5	4
OR	(HL)	B6	8
OR	#	F6	8

<u>7. XOR n</u>

Description:

Logical exclusive OR n with register A, result in A.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL), #

Flags affected:

Z - Set if result is zero.

- N Reset.
- H Reset.
- C Reset.

Instruction	Parameters	Opcode	Cycles
XOR	Α	AF	4
XOR	В	A8	4
XOR	С	A9	4
XOR	D	AA	4
XOR	Ε	AB	4
XOR	Н	AC	4
XOR	L	AD	4
XOR	(HL)	AE	8
XOR	*	EE	8

<u>8. CP n</u>

<u>Description:</u> Compare A with n. This is basically an A - n subtraction instruction but the results are thrown away.

 $\frac{\text{Use with:}}{n = A, B, C, D, E, H, L, (HL), #}$

<u>Flags affected:</u>

- Z Set if result is zero. (Set if A = n.)
- N Set.
- H Set if no borrow from bit 4.
- C Set for no borrow. (Set if A < n.)

Instruction	Parameters	Opcode	Cycles
СР	Α	BF	4
СР	В	B8	4
СР	С	B9	4
СР	D	BA	4
СР	Ε	BB	4
СР	Н	BC	4
СР	L	BD	4
СР	(HL)	BE	8
СР	#	FE	8

<u>9. INC n</u>

Description:

Increment register n.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL)

Flags affected:

- Z Set if result is zero.
- N Reset.
- H Set if carry from bit 3.
- C Not affected.

Instruction	Parameters	Opcode	Cycles
INC	Α	3C	4
INC	В	04	4
INC	С	OC	4
INC	D	14	4
INC	Ε	1C	4
INC	Н	24	4
INC	L	2C	4
I NC	(HL)	34	12

<u>10. DEC n</u>

<u>Description:</u> Decrement register n.

 $\frac{\text{Use with:}}{n = A, B, C, D, E, H, L, (HL)}$

<u>Flags affected:</u>

- Z Set if reselt is zero.
- N Set.
- H Set if no borrow from bit 4.
- C Not affected.

Instruction	Parameters	Opcode	Cycles
DEC	Α	3D	4
DEC	В	05	4
DEC	С	OD	4
DEC	D	15	4
DEC	Ε	1D	4
DEC	Н	25	4
DEC	L	2D	4
DEC	(HL)	35	12
DEC DEC DEC DEC DEC	C D E H L	0D 15 1D 25 2D	4 4 4 4 4 4 12

3.3.4. 16-Bit Arithmetic

1. ADD HL,n

Description: Add n to HL.

<u>Use with:</u>

n = BC, DE, HL, SP

Flags affected:

Z - Not affected.

N - Reset.

H - Set if carry from bit 11.

C - Set if carry from bit 15.

Instruction	Parameters	Opcode	Cycles
ADD	HL, BC	09	8
ADD	HL, DE	19	8
ADD	HL, HL	29	8
ADD	HL, SP	39	8

2. ADD SP,n

<u>Description:</u> Add n to Stack Pointer (SP).

<u>Use with:</u>

n = one byte signed immediate value (#).

<u>Flags affected:</u>

- Z Reset.
- N Reset.
- H Set or reset according to operation.
- C Set or reset according to operation.

Instruction	Parameters	Opcode	Cycles
ADD	SP, #	E 8	16

<u>3. INC nn</u>

<u>Description:</u> Increment register nn.

Use with: nn = BC, DE, HL, SP

<u>Flags affected:</u>

None.

Instruction	Parameters	Opcode	Cycles
I NC	BC	03	8
INC	DE	13	8
INC	HL	23	8
I NC	SP	33	8

<u>4. DEC nn</u>

<u>Description:</u> Decrement register nn.

 $\frac{\text{Use with:}}{\text{nn} = \text{BC, DE, HL, SP}}$

Flags affected: None.

Instruction	Parameters	Opcode	Cycles
DEC	BC	OB	8
DEC	DE	1B	8
DEC	HL	2B	8
DEC	SP	3B	8

3.3.5. Miscellaneous

<u>1. SWAP n</u>

<u>Description:</u> Swap upper & lower nibles of n.

Use with:

n = A, B, C, D, E, H, L, (HL)

Flags affected:

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Reset.

Instruction	Parameters	Opcode	Cycles
SWAP	Α	CB 37	8
SWAP	В	CB 30	8
SWAP	С	CB 31	8
SWAP	D	CB 32	8
SWAP	Ε	CB 33	8
SWAP	Н	CB 34	8
SWAP	L	CB 35	8
SWAP	(HL)	CB 36	16

<u>2. DAA</u>

<u>Description:</u>

Decimal adjust register A.

This instruction adjusts register A so that the correct representation of Binary Coded Decimal (BCD) is obtained.

Flags affected:

- Z Set if register A is zero.
- N Not affected.
- H Reset.
- C Set or reset according to operation.

Opcodes:

Instruction	Parameters	Opcode	Cycles
DAA	-/-	27	4

<u>3. CPL</u>

<u>Description:</u> Complement A register. (Flip all bits.)

<u>Flags affected:</u>

- Z Not affected.
- N Set.
- H Set.
- C Not affected.

Instruction	Parameters	Opcode	Cycles
CPL	-/-	2F	4

4. CCF

<u>Description:</u> Complement carry flag. If C flag is set, then reset it. If C flag is reset, then set it.

Flags affected:

- Z Not affected.
- N Reset.
- H Reset.
- C Complemented.

Opcodes:

Instruction	Parameters	0pcode	Cycles
CCF	-/-	3F	4

<u>5. SCF</u>

Description: Set Carry flag.

<u>Flags affected:</u>

- Z Not affected.
- N Reset.
- H Reset.
- C Set.

Instruction	Parameters	0pcode	Cycles
SCF	-/-	37	4

<u>6. NOP</u>

Description: No operation.

<u>Opcodes:</u>

Instructi on	Parameters	Opcode	Cycles
NOP	-/-	00	4

<u>7. HALT</u>

<u>Description:</u>

Power down CPU until an interrupt occurs. Use this when ever possible to reduce energy consumption.

<u>Opcodes:</u>

Instructi on	Parameters	Opcode	Cycles
HALT	- / -	76	4

<u>8. STOP</u>

Description:

Halt CPU & LCD display until button pressed.

Instructi on	Parameters	0pcode	Cycles
STOP	-/-	10 00	4

<u>9. DI</u>

<u>Description:</u>

This instruction disables interrupts but not immediately. Interrupts are disabled after instruction after DI is executed.

<u>Flags affected:</u> None.

<u>Opcodes:</u>

Instruction	Parameters	Opcode	Cycles
DI	-/-	F3	4

<u>10. El</u>

Description:

Enable interrupts. This intruction enables interrupts but not immediately. Interrupts are enabled after instruction after EI is executed.

<u>Flags affected:</u> None.

Instruction	Parameters	Opcode	Cycles
EI	-/-	FB	4

3.3.6. Rotates & Shifts

<u>1. RLCA</u>

<u>Description:</u> Rotate A left. Old bit 7 to Carry flag.

<u>Flags affected:</u>

Z - Set if result is zero.

- N Reset.
- H Reset.
- C Contains old bit 7 data.

Opcodes:

Instruction	Parameters	Opcode	Cycles
RLCA	-/-	07	4

<u>2. RLA</u>

<u>Description:</u> Rotate A left through Carry flag.

<u>Flags affected:</u>

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Contains old bit 7 data.

Instruction	Parameters	Opcode	Cycles
RLA	- / -	17	4

3. RRCA

<u>Description:</u>

Rotate A right. Old bit 0 to Carry flag.

<u>Flags affected:</u>

Z - Set if result is zero.

- N Reset.
- H Reset.
- C Contains old bit O data.

Opcodes:

Instruction	Parameters	Opcode	Cycles
RRCA	-/-	0F	4

<u>4. RRA</u>

<u>Description:</u> Rotate A right through Carry flag.

<u>Flags affected:</u>

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Contains old bit O data.

Instruction	Parameters	Opcode	Cycles
RRA	-/-	1F	4

<u>5. RLC n</u>

<u>Description:</u> Rotate n left. Old bit 7 to Carry flag.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL)

<u>Flags affected:</u>

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Contains old bit 7 data.

Instruction	Parameters	Opcode	Cycles
RLC	Α	CB 07	8
RLC	В	CB 00	8
RLC	С	CB 01	8
RLC	D	CB 02	8
RLC	Ε	CB 03	8
RLC	Н	CB 04	8
RLC	L	CB 05	8
RLC	(HL)	CB 06	16

<u>6. RL n</u>

Description:

Rotate n left through Carry flag.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL)

Flags affected:

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Contains old bit 7 data.

Instruction	Parameters	Opcode	Cycles
RL	Α	CB 17	8
RL	В	CB 10	8
RL	С	CB 11	8
RL	D	CB 12	8
RL	Ε	CB 13	8
RL	Н	CB 14	8
RL	L	CB 15	8
RL	(HL)	CB 16	16

<u>7. RRC n</u>

<u>Description:</u>

Rotate n right. Old bit 0 to Carry flag.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL)

<u>Flags affected:</u>

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Contains old bit O data.

Instruction	Parameters	0pcode	Cycles
RRC	Α	CB OF	8
RRC	В	CB 08	8
RRC	С	CB 09	8
RRC	D	CB OA	8
RRC	Ε	CB OB	8
RRC	Н	CB OC	8
RRC	L	CB OD	8
RRC	(HL)	CB OE	16

<u>8. RR n</u>

Description:

Rotate n right through Carry flag.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL)

Flags affected:

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Contains old bit O data.

Instruction	Parameters	Opcode	Cycles
RR	Α	CB 1F	8
RR	В	CB 18	8
RR	С	CB 19	8
RR	D	CB 1A	8
RR	Ε	CB 1B	8
RR	Н	CB 1C	8
RR	L	CB 1D	8
RR	(HL)	CB 1E	16

<u>9. SLA n</u>

<u>Description:</u> Shift n left into Carry. LSB of n set to 0.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL)

<u>Flags affected:</u>

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Contains old bit 7 data.

Instruction	Parameters	Opcode	Cycles
SLA	Α	CB 27	8
SLA	В	CB 20	8
SLA	С	CB 21	8
SLA	D	CB 22	8
SLA	Ε	CB 23	8
SLA	Н	CB 24	8
SLA	L	CB 25	8
SLA	(HL)	CB 26	16

<u>10. SRA n</u>

Description:

Shift n right into Carry. MSB doesn't change.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL)

Flags affected:

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Contains old bit O data.

Instruction	Parameters	Opcode	Cycles
SRA	Α	CB 2F	8
SRA	В	CB 28	8
SRA	С	CB 29	8
SRA	D	CB 2A	8
SRA	Ε	CB 2B	8
SRA	Н	CB 2C	8
SRA	L	CB 2D	8
SRA	(HL)	CB 2E	16

<u>11. SRL n</u>

<u>Description:</u> Shift n right into Carry. MSB set to 0.

<u>Use with:</u>

n = A, B, C, D, E, H, L, (HL)

<u>Flags affected:</u>

- Z Set if result is zero.
- N Reset.
- H Reset.
- C Contains old bit O data.

Instruction	Parameters	Opcode	Cycles
SRL	Α	CB 3F	8
SRL	В	CB 38	8
SRL	С	CB 39	8
SRL	D	CB 3A	8
SRL	Ε	CB 3B	8
SRL	Н	CB 3C	8
SRL	L	CB 3D	8
SRL	(HL)	CB 3E	16

3.3.7. Bit Opcodes

<u>1. BIT b,r</u>

<u>Description:</u> Test bit b in register r.

 $\frac{\text{Use with:}}{b = 0 - 7, r = A, B, C, D, E, H, L, (HL)}$

<u>Flags affected:</u>

- Z Set if bit b of register r is 0.
- N Reset.
- H Set.
- C Not affected.

Instruction	Parameters	Opcode	Cycles
BIT	b, A	CB 47	8
BIT	b, B	CB 40	8
BIT	b, C	CB 41	8
BIT	b, D	CB 42	8
BIT	b, E	CB 43	8
BIT	b, H	CB 44	8
BIT	b, L	CB 45	8
BIT	b, (HL)	CB 46	16
<u>2. SET b,r</u>

<u>Description:</u> Set bit b in register r.

 $\frac{\text{Use with:}}{b = 0 - 7, r = A, B, C, D, E, H, L, (HL)}$

<u>Flags affected:</u>

None.

<u>Opcodes:</u>

Instruction	Parameters	Opcode	Cycles
SET	b, A	CB C7	8
SET	b, B	CB CO	8
SET	b, C	CB C1	8
SET	b, D	CB C2	8
SET	b, E	CB C3	8
SET	b, H	CB C4	8
SET	b, L	CB C5	8
SET	b, (HL)	CB C6	16

<u>3. RES b,r</u>

Description:

Reset bit b in register r.

<u>Use with:</u>

b = 0 - 7, r = A, B, C, D, E, H, L, (HL)

<u>Flags affected:</u>

None.

Instruction	Parameters	0pcode	Cycles
RES	b, A	CB 87	8
RES	b, B	CB 80	8
RES	b, C	CB 81	8
RES	b, D	CB 82	8
RES	b, E	CB 83	8
RES	b, H	CB 84	8
RES	b, L	CB 85	8
RES	b, (HL)	CB 86	16

3.3.8. Jumps

<u>1. JP nn</u>

<u>Description:</u> Jump to address nn.

<u>Use with:</u>

nn = two byte immediate value. (LS byte first.)

Opcodes:

Instruction	Parameters	Opcode	Cycles
JP	nn	C3	12

2. JP cc,nn

Description: Jump to address n if following condition is true: cc = NZ, Jump if Z flag is reset. cc = Z, Jump if Z flag is set. cc = NC, Jump if C flag is reset. cc = C, Jump if C flag is set.

<u>Use with:</u>

nn = two byte immediate value. (LS byte first.)

Instruction	Parameters	Opcode	Cycles
JP	NZ, nn	C 2	12
JP	Z, nn	CA	12
JP	NC, nn	D2	12
JP	C, nn	DA	12

<u>3. JP (HL)</u>

Description:

Jump to address contained in HL.

<u>Opcodes:</u>

Instruction	Parameters	Opcode	Cycles
JP	(HL)	E9	4

<u>4. JR n</u>

Description:

Add n to current address and jump to it.

<u>Use with:</u>

n = one byte signed immediate value

<u>Opcodes:</u>

Instruction	Parameters	Opcode	Cycles
JR	n	18	8

<u>5. JR cc,n</u>

<u>Description:</u>

If following condition is true then add n to current address and jump to it:

<u>Use with:</u>

n = one byte signed immediate value cc = NZ, Jump if Z flag is reset. cc = Z, Jump if Z flag is set. cc = NC, Jump if C flag is reset. cc = C, Jump if C flag is set.

Instruction	Parameters	Opcode	Cycles
JR	NZ, *	20	8
JR	Z, *	28	8
JR	NC, *	30	8
JR	C, *	38	8

3.3.9. Calls

<u>1. CALL nn</u>

Description:

Push address of next instruction onto stack and then jump to address nn.

<u>Use with:</u>

nn = two byte immediate value. (LS byte first.)

<u>Opcodes:</u>

Instruction	Parameters	Opcode	Cycles
CALL	nn	CD	12

2. CALL cc,nn

Description: Call address n if following condition is true: cc = NZ, Call if Z flag is reset. cc = Z, Call if Z flag is set. cc = NC, Call if C flag is reset. cc = C, Call if C flag is set.

<u>Use with:</u>

nn = two byte immediate value. (LS byte first.)

<u>Opcodes:</u>

Instruction	Parameters	Opcode	Cycles
CALL	NZ, nn	C4	12
CALL	Z, nn	CC	12
CALL	NC, nn	D4	12
CALL	C, nn	DC	12

3.3.9. Calls

3.3.10. Restarts

<u>1. RST n</u>

<u>Description:</u> Push present address onto stack. Jump to address \$0000 + n.

<u>Use with:</u>

n = \$00, \$08, \$10, \$18, \$20, \$28, \$30, \$38

Instruction	Parameters	Opcode	Cycles
RST	00H	C 7	32
RST	08H	CF	32
RST	10H	D7	32
RST	18H	DF	32
RST	20H	E7	32
RST	28H	EF	32
RST	30H	F7	32
RST	38H	FF	32

3.3.11. Returns

<u>1. RET</u>

Description:

Pop two bytes from stack & jump to that address.

Opcodes:

Instruction	Parameters	Opcode	Cycles
RET	- / -	C9	8

2. RET cc

Description:

Return if following condition is true:

Use with:

cc = NZ	Return if Z flag is reset.	
cc = Z,	Return if Z flag is set.	
cc = NC	, Return if C flag is reset.	
cc = C,	Return if C flag is set.	

Instruction	Parameters	Opcode	Cycles
RET	NZ	CO	8
RET	Ζ	C8	8
RET	NC	DO	8
RET	С	D8	8

<u>3. RETI</u>

Description:

Pop two bytes from stack & jump to that address then enable interrupts.

Instructi on	Parameters	Opcode	Cycles
RETI	-/-	D9	8

4. Super Game Boy commands

4.1. Foreword

Super GameBoy Commands, Extracted by k00Pa, 15-Feb-98 Last updated by: Bowser, 13-June-98

Updates:

Block Area mode (\$04) control codes updated Line mode (\$05) written Divide mode (\$06) written 1CHR mode (\$07) written

A SGB command transfer is 128 bits + a zero bit. The first five bits of the first byte is the command byte. The last 3 bits of the first byte represent the number of 128 bit packages to be sent. Unused bits in a SGB command transfer should be set to 0.

Most of the commands listed below only transfer one package. The command bytes below are preceded by the # character to remind you that they have to be shifted left three times before used.

4.2. Palettes

There are several different types of palettes in the SGB. One type is the System color palette. It is a virtual palette rather than a hardware palette. The hardware color palette is shown at the bottom of this document and contains what are called the SGB color palettes and also holds the SGB Border palette.

As far as SGB onscreen colors are concerned there are only really two palette types: SGB color palettes and the SGB border palette.

The SGB border palette is setup using command \$14. There are 64 colors in this palette.

The SGB color palettes may be set directly using commands \$00-\$03. There are a total of four of these palettes and they determine which colors are used in the main game action window. The color for bit 00 will be the same for all SGB color palettes. The color most recently stored in bit 00 will be used.

The SGB color palettes may be set indirectly using the System color palettes using commands \$0a-\$0b. There are a total of 512 of these palettes.

4.3. SGB Border

The SGB border is often shown as colorful graphics that surround the main game action window. The truth is that the SGB border actually covers the whole viewing screen and has the highest viewing priority. The reason it appears be just a "border" around most games is due to the fact that usually a 160x144 pixel wide box is drawn in the center of the SGB "border" using color 0. Since this color is transparent, the main game action window under it is visible.

Creating a program to convert a 16-color GIF to a SGB border is relatively easy and has been done for DOS. (i.e.gif2sopt.exe) What is not so easy is converting a 64-color GIF to a SGB border because each tile only has access to 16-colors. The 16-color palette that the tile has access to is determined by the tile attribute byte. The tile attribute byte is described in the 'Picture Transfer' command (\$14) below.

4.4. Main Action Window

The SGB cartridge that plugs into the SNES contains a GB CPU. The SNES is able to video capture the video output of this GB CPU and display it on the screen as the main game action window. Since the SNES is only doing a raw video capture it only knows about 4 levels of grey coming from the GB CPU. In order to add more than 4 colors to the main game action window, the SGB software allows you to assign 1 of the 4 SGB color palettes for each 8x8 tile position in this window. "Block"(\$4), "Line"(\$5), "Divide"(\$6), "1Chr"(\$7), and "Set Attr from ATF"(\$15) all are different means for setting the palettes for each 8x8 tile location. On reset, each 8x8 tile position defaults to SGB color palette 0.

Commands \$4-\$7 are various methods for block-setting the 8x8 tile color palettes. The "Set Attr from ATF" (\$15) allows you to select 1 of 45 "ATtribute Files". Each "ATtribute File" contains 90 bytes (20x18x2 bits). By selecting an "ATtribute File", you can exactly select 1 of 4 SGB color palettes for each 8x8 tile location due to the fact that these files contain 2 bits of information for each 8x8 tile location.

4.5. Commands

1. Set SGB color Palettes

0	&	1	(\$00, data) -	Downl oad	col or	palettes	0	&	1
2	&	3	(\$01, data) -	Downl oad	color	palettes	2	&	3
0	&	3	(\$02, data) -	Downl oad	color	palettes	0	&	3
1	&	2	(\$03, data) -	Downl oad	color	palettes	1	&	2

Here is example data for setting SGB color palettes 0 & 1:

DW	\$7fff	; whi te	;bit 00 color
;Pallete O DW DW	\$7c00 \$03e0	; bl ue	;bit 01 color ;bit 10 color
DW	\$03e0 \$0000	; green ; bl ack	; bit 11 color
21	\$0000	, DI UCK	
;Palette 1			
DW	\$03ff	;yellow	;bit 01 color
DW	\$001f	; red	;bit 10 color
DW	\$0000	; bl ack	;bit 11 color

Please note that all four SGB color palettes share the same bit 00 color. The color most recently stored in bit 00 will be used.

Information for calculating the DW color value is given later in this text.

When using the following four Palette Direct Set commands, the GameBoy image will be altered (colors changed) even if you used the GameBoy Window Mask command to freeze the screen. Therefore use arguments Black or White with the Window Mask command before using the following four commands. If you want to freeze the screen, send palette data with the Attribute File ATFO-ATF44. In the event you are changing the screen by sending attribute data and color data at the same time, use Set SGB Palette Indirect command.

2. "Block" Area Designation Mode (\$04)

(other data shown below)

\$00 - %00100xxx

xxx = # of packets

\$01 - %///xxxxx

xxxxx = # of data sets - One data set is control code, color palette designation, & the coords.

\$02 - %////xxx
xxx = Control code
000 = don't care
001 = set pal (inside block + surrounding
block line) to 'zz' of \$03
010 = set pal of surrounding block line to
'yy' of \$03
011 = set pal inside block to 'yy' &
surrounding block line to 'yy'
100 = set pal outside the block to 'xx'
101 = set pal inside to 'zz' & outside the
block to 'xx'
110 = set pal outside the block to 'xx'
111 = set pal inside block tp 'zz' +
surrounding line to 'yy' + outside block
to 'xx'

3. "Line" Area Designation Mode (\$05)

\$00 - %00101xxx

xxx = # packets

\$01 - **%XXXXXXX**

number of data sets (\$1 - \$6E), one data set controls: code, colours palette designation, and coords.

\$02 - %xyyzzzz

control code 1'st data set x = Mode (0 = Horizontal line, 1 = Vertical line) yy = Palette number zzzzz = Line number

One dataset is 1 byte just as 02. If # data sets = 1, fill with 0's up to 0F.

```
4. "Divide" Area Designation Mode ($06)
 $00 - %00101001
   (number of packets must be 1)
 $01 - %/vxxyyzz
   control code
         = Mode (0 = divide horizontally,
   v
                  1 = \text{Divide vertical}
         = Colour palette ON division line
   XX
         = Colour palette ABOVE & LEFT of division
   yy
         = colour palette BELOW & RIGHT of division
   ZZ
 $02 - %///xxxxx
   xxxxx = Character line number to divide at fill with
            0's to $0F
5. "1CHR" Area Designation Mode ($07)
 $00 - %00111xxx
         xxx = number of packets (\$01 - \$06)
 $01 - %///xxxxx
         Beginning X coordinate
 $02 - %///yyyyy
         Beginning Y coordinate
 $03 - %xxxxxxx
          Number of datasets, 2 \text{ bits} = 1 \text{ dataset}
 $04 - %//////x
          MSB of data in $03. Max number = 360.
 $05 - %//////x
```

Writing style ($0 = \text{Left} \rightarrow \text{right}, 1 = \text{up} \rightarrow \text{down}$)

\$06 - %vvxxyyzz data

vv = pal for dataset 1
xx = pal for dataset 2
yy = pal for dataset 3
zz = pal for dataset 4

\$07 - **%vvxxyyzz** data etc...

6. Sound On/Off (\$08)

7. Transfer Sound PRG/DATA (\$09)

This transfers your score (in .GAK format) data. Set SGB Palette Indirect (\$0a)

8. Set System Color Palette Data (\$0b)

9. Enable/Disable Attraction Mode (\$0c)

10. Speed Function (\$0d)

11. SGB Function (\$0e)

12. Super NES WRAM Transfer 1 (\$0f)

13. Super NES WRAM Transfer 2 (\$10)

14. Controller 2 Request (#11) (\$00) - Request 1 play

15. Controller 2 Request (#11) (\$01) - Request 2 play

Is used to determine if system is SGB or regular GB.

16. Set Program Counter (\$12)

17. CharSet Transfer (\$13)

(%00000xyy) (x=Char Type: 0=BG, 1=0BJ y=CharSet Range: 0=00-7f, 1=80-ff)

The tiles that are downloaded to the SNES for the border are regular GB tiles that have been modified for extra colors. Every tile consists of 32 bytes. The format is:

16 bytes - Standard 4 color GB character set 16 bytes - Extended color information

The same way GB uses two bytes to convey 8 pixels and the 4 colors for each pixel, the extended color

info uses the same technique for determining extended colors. This tells the SNES which color palette to use to display each pixel. This allows a total of 16 colors per tile. Since SGB borders support up to 64 colors, access to the other colors are achieved by changing the Major palette number in the picture transfer tile map.

18. Picture Transfer (\$14) - Download border to SNES.

The border (or tile map) that is downloaded is 32x28 tiles or 256x224 pixels. The regular GB screen fits right in the middle like this:

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

The tile map consists of a tile number byte & a tile attribute byte at each position on the map. A total of 32 lines are downloaded even though the last 4 lines are not visible. This would equal 64 bytes per line and a total of 2048 bytes per map. Next, a 64 x 2 byte color palette for the map is downloaded. The first palette entry color is transparent. Use this color to display regular GB screen underneath.

The tile number comes before the tile attribute of each position. There can be up to 1024 tiles from which to select. The SGB only supports 256 so bits 0 & 1 of the tile attribute must be set to 0. Here are the tile attributes I understand so far:

- Bit 7 Vertical flip tile
- Bit 6 Horizontal flip tile
- Bit 5 Does nothing (Set to 0.)
- Bit 4 Select Major Palette MSB (Usually set to 1.)
- Bit 3 Select Major Palette
- Bit 2 Select Major Palette LSB
- Bit 1 Tile # MSB (Most significant bit) (Set to 0.)
- Bit 0 Tile # NSB (Next most significant bit) (Set to 0.)

This is often called the SGB border but in fact it covers the whole SNES screen. The Major Palette select has 8 different settings. Only the last 4 - 7 are normally used thought to access all 64 colors transfered with cmd (#14).

(NOTE: If using 'gif2sopt.exe' to generate a border, the range of the palette selections is 1-8 so select palette 5 since that program only allows up to 16 colors.)

19. Set Attribute from ATF (\$15)

The data for 45 Attribute files is transfered with this command. Each ATtribute File is 90 bytes so 90x45 or 4050 bytes of data are transfered. Each attribute file uses 5 bytes per 8x8 horizontal line (20 x 4 char/byte x 2 bits/palette) to describe the color palettes of a line. Example ATF data:

DB	\$ff, \$00, \$00, \$00, \$02	;	Li ne	#1
DB	\$ff, \$00, \$00, \$00, \$02	;	Li ne	#2
DB	\$ff, \$00, \$00, \$00, \$02	;	Li ne	#3
	•••			
DB	\$ff, \$00, \$00, \$00, \$02	;	Li ne	#18

The above ATtribute File would set the SGB color palette selection to 3 for the first 4 columns of the main game action window. The last column would have SGB color palette 2 selected. All the other columns would have palette 0 selected.

20. Set Data from ATF (\$16) (data)

Transfer specified ATtribute File to GameBoy window.

data: %/xyyyyyy x - 0 = No Change, 1 = Cancel mask after xfer ATF yyyyyy = ATtribute File number (\$00-\$2c)

21. GameBoy Window Mask (\$17) (data)

data: \$00 = Off \$01 = Transfers VRAM to SNES until cancelled.

- \$02 = Mask so that all color codes in SGB color palette are black.
- \$03 = Mask so that all color codes in SBG color palette are white.

22. Super NES OBJ Mode (\$18)

23. SNES Color Palette Info

The Nintendo Super Famicom is capable of displaying 256 colors from a palette of 32,768. These 256 colors are split into 16 palettes of 16 colors each. Only 8 of these palettes are accessible by the SGB.

Color data is made up of 3 components (Red, Green, Blue) each of 5 bits (The Amiga uses exactly the same system, but only using 4 bits per component).

00000		00000		00000	
\setminus	/	\setminus	/	\mathbf{N}	/
\backslash	/	\backslash	/	\backslash	/
В		(, k	J	R

<u>Examples:</u>

00000	10111	11100				
11111	00000	00000	=	\$7C00	(Bright	Bl ue)
00000	11111	00000	=	\$03E0	(Bright	Green)
00000	00000	11111	=	\$001F	(Bright	Red)
00000	00000	00000	=	\$0000	(Black)	
11111	11111	11111	=	\$7FFF	(White)	

24. SGB Palette Selection

There is actually only one color palette in the SNES but it is divided up into several sections for different SGB functions. These sections are referred to as Major (M) sections 0-7. Some SGB functions even divided some of these sections into sections. These sections are referred to as minor (m) sections. The large blocks below represent Major sections or palettes and smaller ones below them represent minor palettes. There are 4 colors per minor palette and 16 colors per Major palette:

+++ 0 1 2 3 +++++	4 5	6 7
0123 ++ ^ ^	^ I	^ +
++-+ Set with Commands #00, #01, #02, & #03	Transfer (#	4 colors in Picture ‡14) Border colors)

5. Appendix A

5.1. Emulator Notes

Notes for getting assembly language programs that run on an emulator to run on a real GB (by kOOPa, 2-Jan-98)

- 1. Emulators tend to set all of RAM to \$00 on power up. Real GBs do NOT initialize RAM on power up. RAM is filled with random values on power up. You must clear it yourself if you wish it to be set to some known value.
- 2. The real hardware could care less about the ROM checksum (\$14e, \$14f) but the complement check (\$14d) MUST be correct or programs will "lock up" after scrolling the Nintendo logo. Use RGBFIX -V in the RGBDS development system to set the checksum and the complement byte after each source code compile. It doesn't matter whether you program in C or assembly, this program will fix it.
- 3. The Nintendo scrolling graphic from \$104 \$133 must be accurate. If one byte of it is changed then your programs will "lock up" after scrolling this graphic logo.
- 4. When the LCD display is off (bit 7 of \$ff40 set to 0) you can write to video memory at any time with out restrictions. While it is on you can only write to video memory during H-Blank and V-Blank. Code similar to this will work:

; Write B to Video RAM location HL WriteVRAM: di ;turn off interrupts

```
Write1:

ldh a, [$41] ; read $ff41

and 2

jr nz, Write1

ld [hl], b

ei ; turn on interrupts

ret
```

There should not be many instructions between the "jr nz" and write to memory "ld [hl], b". A worst case of 64 CPU clock cycles are available to access main video memory (not OAM!) following the "jr nz" command. The "di" and "ei" commands above are only required

if you are using Serial, Timer, or Hi-2-Lo interrupts.

5. The LCD display is on at reset (bit 7 of \$ff40 set to bit 7 of \$ff40 set to 1). Before the LCD display can be turned off you must wait for V-Blank. One popular way of doing this is the following:

; Turn off LCD display LCDOff: ldh a, [\$44h] ; \$ff44=LCDC Y-Pos cp \$90 ; \$90 and bigger = in VBL jr nz, LCDOff ; Loop until = \$90 xor a ldh [\$41], a ; Turn off LCD display ret Note you should disable interrupts, if they are enabled, before executing the above code or else the test of \$ff44 could prove invalid.

Turning the LCD display on can be done at any time.

5.1. Emulator Notes

6. If you are using sprites then you should not use the following commands when their register contents are in the range \$fe00-\$feff.

inc bc inc de inc hl dec bc dec de dec hl

If you don't follow this rule, sprite trash in the form of sprite "blink" will randomly affect your sprites.

- 7. Normally you should only make changes to Sprite RAM during V-Blank unless you are an expert and know exactly what you are doing. The common way to do this is to use the GB DMA register (Sff46) to do a fast copy from your sprite table in RAM to SfE00-Sfe9f.
- A. You need a sprite table in RAM with a starting address of \$XX00 and with a length of 160 (\$a0). Many often use \$c000-\$c09f for this purpose but anywhere in RAM starting with \$XX00 is fine.
- B. You need to create a VBlank interrupt routine that contains the DMA command, followed by a short delay to allow the DMA to complete, and copy this routine to high RAM (\$ff00-\$fffe). The DMA command WILL NOT WORK in ROM or low RAM because these are disabled during DMA.
- C. After copying this routine to high RAM you then need to enable the VBLANK interrupt and then enable interrupts.

5.2. Typical timing diagram

(Based on an email from Philippe Pouliquen)

The graphic shows a write followed by two reads (measured on a regular GameBoy):



Timing:

a: Ons

this is the point at which CLK goes high, from which the other times are measured.

b: 140ns

point at which /RD will rise before a write. This is also the point at which the address on the address bus changes.

c: 240ns

point at which /CS goes low (this is pin 5 of the connector) $% \left({{\left({T_{{\rm{s}}} \right)} \right)_{{\rm{s}}}} \right)$

d: 480ns

point at which CLK goes low. This is also the point at which /WR goes low for a write and the GameBoy starts driving the data bus.

e: 840ns

point at which /WR goes high after a write.

f: 960ns point at which CLK goes high. This is also the point at which /CS goes high and the GameBoy stops driving the data bus.

g: 990ns point at which /RD goes low for a read (30ns after CLK goes high).

(Measurements roundet to the nearest 10ns)

"Some devices (like disk controller chips) require that the address be valid before you access them (with a read or write pulse).

The problem is that /RD doesn't go high between consecutive reads, and the second problem is that when /RD transitions, it does so at the same time (or before) the address changes. The result is that from the device's perspective, an address transition looks like a bunch of reads from random addresses. These spurious reads are ok for RAM and ROM, but can really screw things up for devices with internal buffers, because they may be fooled into thinking that you have read more data from them than you actually have.

The way to solve this problem is to feed CLK and /RD through a OR gate. The downside is that it makes your allowable read time shorter.

COMMAND INDEX

Game Boy™ CPU Manual

Command	Page	<u>Command</u>	Page	<u>Command</u>	Page
ADC A, n	81	LD (HL-), A	72	RET	117
ADD A, n	80	LD (HLD), A	72	RET cc	117
ADD HL, n	90	LD (HLI), A	74	RETI	118
ADD SP, n	91	LD (nn), SP	78	RLA	99
AND n	84	LD A, (C)	70	RLCA	99
BIT b, r	108	LD A, (HL+)	73	RLC n	101
CALL cc, nn	115	LD A, (HL-)	71	RL n	102
CALL nn	114	LD A, (HLD)	71	RRA	100
CCF	96	LD A, (HLI)	73	RRCA	100
CPL	95	LD A, n	68	RRC n	103
CP n	87	LDD (HL), A	72	RR n	104
DAA	95	LDD A, (HL)	71	RST n	116
DEC n	89	LDH (n), A	75	SBC A, n	83
DEC nn	93	LDH A, (n)	75	SCF	96
DI	98	LDI (HL), A	74	SET b, r	109
EI	98	LDI A, (HL)	73	SLA n	105
HALT	97	LD n, A	69	SRA n	106
INC n	88	LD n, nn	76	SRL n	107
INC nn	92	LD nn, n	65	STOP	97
JP (HL)	112	LD r1, r2	66	SUB n	82
JP cc, nn	111	LD SP, HL	76	SWAP n	94
JP nn	111	NOP	97	XOR n	86
JR cc, n	113	OR n	85	LD HL, SP+n	77
JR n	112	POP nn	79	LDHL SP, n	77
LD (C), A	70	PUSH nn	78		
LD (HL+), A	74	RES b, r	110		